芯
洲
科
SCT2632A
技
Silicon Content Technology
Rev. 1.1
4.5V-60V Vin, 3.5A, High Efficiency Step-down DCDC Converter with
Programmable Frequency
FEATURES
DESCRIPTION
The SCT2632A is 3.5A buck converter with wide input
voltage, ranging from 4.5V to 60V, which integrates an
80mΩ high-side MOSFET. The SCT2632A, adopting
the peak current mode control, supports the Pulse
Skipping Modulation (PSM) which assists the converter
on achieving high efficiency at light load or standby
condition.
Wide Input Range: 4.5V-60V
Up to 3.5A Continuous Output Current
0.8V ±1% Feedback Reference Voltage
Integrated 80mΩ High-Side MOSFET
Low Quiescent Current: 100uA
Pulse Skipping Mode (PSM) in light load
130ns Minimum On-time
Programmable Soft-start Time
Adjustable Frequency 100KHz to 1.2MHz
External Clock Synchronization
Precision Enable Threshold for Programmable
Input Voltage Under-Voltage Lock Out Protection
(UVLO) Threshold and Hysteresis
Low Dropout Mode Operation
Derivable Inverting Voltage Regulator
Over-voltage and Over-Temperature Protection
Available in an ESOP-8 Package
APPLICATIONS
12-V, 24-V, 48-V Industry and Telecom Power
System
Industrial Automation and Motor Control
Vehicle Accessories
The SCT2632A features programmable switching
frequency from 100kHz to 1.2MHz with an external
resistor, which provides the flexibility to optimize either
efficiency or external component size. The converter
supports external clock synchronization with a
frequency band from 100kHz to 1.2MHz. The
SCT2632A allows power conversion from high input
voltage to low output voltage with a minimum 130ns ontime of high-side MOSFET.
The device offers adjustable soft start to prevent inrush
current during the startup of output voltage ramping.
The SCT2632A features internal loop compensation to
simplify the loop compensation design.
The SCT2632A provides cycle-by-cycle current limit,
thermal shutdown protection, output over-voltage
protection and input voltage under-voltage protection.
The device is available in an 8-pin ESOP-8 package.
TYPICAL APPLICATION
100
90
BOOT
VIN
VIN
C1 C2
L1
SW
GND
EN
SS
RT/CLK
FB
D1
C5
R1
C4
R4
80
VOUT
R2
Efficiency(%)
C3
70
60
50
40
30
Vout=3.3V
20
Vout=5V
10
0
0.001
Vout=12V
0.01
0.1
1
Output Current(A)
Efficiency, Vin=24V, Fsw=500KHz
4.5V-60V, Asyncronous Buck Converter
For more information www.silicontent.com
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
1
SCT2632A
REVISION HISTORY
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Revision 1.0: Production
Revision 1.1: Update IEN_H in EC and system UVLO calculation formula by EN pin resistor divider
DEVICE ORDER INFORMATION
PART NUMBER
PACKAGE MARKING
PACKAGE DISCRIPTION
SCT2632ASTE
632A
ESOP-8
1)
For Tape & Reel, Add Suffix R (e.g. SCT2632ASTER)
ABSOLUTE MAXIMUM RATINGS
PIN CONFIGURATION
Over operating free-air temperature unless otherwise noted(1)
DESCRIPTION
MIN
MAX
UNIT
VIN, EN
-0.3
65
V
BOOT
-0.3
71
V
SW
-1
65
V
BOOT-SW
-0.3
6
V
SS, FB, RT/CLK
-0.3
6
V
Operating junction temperature TJ(2)
-40
150
°C
Storage temperature TSTG
-65
150
°C
(1)
(2)
BOOT
1
VIN
2
EN
3
RT/CLK
4
Thermal
Pad
8
SW
7
GND
6
SS
5
FB
Figure 1. 8-Lead Plastic ESOP
Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to
function outside of its Recommended Operation Conditions.
The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C
when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will
reduce lifetime.
PIN FUNCTIONS
NAME
NO.
BOOT
1
VIN
2
EN
3
RT/CLK
4
FB
5
SS
6
2
PIN FUNCTION
Power supply bias for high-side power MOSFET gate driver. Connect a 0.1uF capacitor
from BOOT pin to SW pin. Bootstrap capacitor is charged when SW voltage is low.
Input supply voltage. Connect a local bypass capacitor from VIN pin to GND pin. Path
from VIN pin to high frequency bypass capacitor and GND must be as short as possible.
Enable pin to the regulator with internal pull-up current source. Pull below 1.05V to
disable the converter. Float or connect to VIN to enable the converter. The tap of resistor
divider from VIN to GND connecting EN pin can adjust the input voltage lockout
threshold.
Set the internal oscillator clock frequency or synchronize to an external clock. Connect
a resistor from this pin to ground to set switching frequency. An external clock can be
input directly to the RT/CLK pin. The internal oscillator synchronizes to the external
clock frequency with PLL. If detected clocking edges stops, the operation mode
automatically returns to resistor programmed frequency.
Inverting input of the trans-conductance error amplifier. The tap of external feedback
resistor divider from the output to GND sets the output voltage. The device regulates
FB voltage to the internal reference value of 0.8V typical.
Connect a cap to ground, program the soft start time.
For more information www.silicontent.com
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
SCT2632A
GND
7
Ground
SW
Thermal
Pad
8
Regulator switching output. Connect SW to an external power inductor
Heat dissipation path of die. Electrically connection to GND pin. Must be connected to
ground plane on PCB for proper operation and optimized thermal performance.
9
RECOMMENDED OPERATING CONDITIONS
Over operating free-air temperature range unless otherwise noted
PARAMETER
DEFINITION
VIN
VOUT
TJ
Input voltage range
Output voltage range
Operating junction temperature
MIN
MAX
UNIT
4.5
0.8
-40
60
57
150
V
V
°C
MIN
MAX
UNIT
-1
+1
kV
-0.5
+0.5
kV
ESD RATINGS
PARAMETER
DEFINITION
Human Body Model(HBM), per ANSI-JEDEC-JS-001-2014
specification, all pins(1)
Charged Device Model(CDM), per ANSI-JEDEC-JS-0022014 specification, all pins(2)
VESD
(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.
THERMAL INFORMATION
PARAMETER
THERMAL METRIC
ESOP-8L
𝜃𝑗𝑎
Junction-to-ambient thermal resistance (standard board)
42
𝜓𝑗𝑡
Junction-to-top characterization parameter
5.9
UNIT
°C/W
ELECTRICAL CHARACTERISTICS
VIN=24V, TJ=-40°C~125°C, typical value is tested under 25°C.
SYMBOL
PARAMETER
TEST CONDITION
Power Supply
VIN
Operating input voltage
ISHDN
Input UVLO Threshold
Hysteresis
Shutdown current from VIN pin
IQ
Quiescent current from VIN pin
VIN_UVLO
TYP
4.5
VIN rising
4.2
320
2
EN=0, no load
EN floating, no load, nonswitching, BOOT-SW=5V
Power MOSFETs
RDSON_H
High-side MOSFET on-resistance
Reference
VREF
MIN
VBOOT-VSW=5V
Reference voltage of FB
UNIT
60
V
4.4
V
mV
μA
5
100
μA
80
mΩ
0.792
0.8
0.808
V
4.7
5.5
6.3
A
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
3
Current Limit and Over Current Protection
High-side power MOSFET peak
ILIM_HS
current limit threshold
For more information www.silicontent.com
MAX
Product Folder Links: SCT2632A
SCT2632A
SYMBOL
PARAMETER
TEST CONDITION
MIN
TYP
MAX
UNIT
Enable and Soft Startup
VEN_H
Enable high threshold
1.2
V
VEN_L
Enable low threshold
1.05
V
IEN_L
Enable pin pull-up current
EN=1V
1
μA
IEN_H
Enable pin pull-up current
EN=1.5V
4
uA
ISS
SS pin current
3
uA
Switching Frequency and External Clock Synchronization
FRANGE_RT
Frequency range using RT mode
100
FSW
Switching frequency
RRT=200 kΩ(1%)
450
tON_MIN
Minimum on-time
VIN=24V
130
ns
VBOOTUV
Feedback overvoltage with respect to
reference voltage
BOOT-SW UVLO threshold
TSD
Thermal shutdown threshold *
VFB/VREF rising
VFB/VREF falling
BOOT-SW falling
Hysteresis
TJ rising
110
105
2.52
230
172
%
%
V
mV
°C
12
°C
500
1200
kHz
550
kHz
Protection
VOVP
Hysteresis
*Derived from bench characterization
4
For more information www.silicontent.com
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
SCT2632A
TYPICAL CHARACTERISTICS
90
80
80
70
70
60
50
40
30
Vin=7V
Vin=12V
20
Vin=24V
Vin=36V
Vin=48V
Vin=60V
10
0
0.001
0.01
0.1
Efficiency(%)
100
90
Efficiency(%)
100
60
50
40
30
Vout=3.3V
20
Vout=5V
10
Vout=12V
0
0.001
1
0.01
Output Current(A)
Figure 3. Efficiency vs Load Current, Vin=24V
3.308
5.60
3.306
5.55
Current Limit(A)
Output Voltage(V)
1
Output Current(A)
Figure 2. Efficiency vs Load Current, Vout=5V
3.304
3.302
3.3
3.298
5.50
5.45
5.40
5.35
3.296
0
0.5
1
1.5
2
2.5
3
3.5
5.30
-50
Output Curent(A)
Figure 4. Load Regulation, Vin=24V, Vout=3.3V
0
50
Temperature(ºC)
100
150
Figure 5. Current Limit VS Temperature
500
1,100
1,000
499
498
497
496
495
494
493
-50
0
50
100
150
Temperature(ºC)
Switching Frequency (kHz)
Switching Frequency(KHz)
0.1
900
800
700
600
500
400
300
200
100
0
100
200
300
400
500
600
RT (kΩ)
Figure 6. Switching Frequency VS Temperature
For more information www.silicontent.com
Figure 7. Switching Frequency vs RT Resistor
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
5
SCT2632A
FUNCTIONAL BLOCK DIAGRAM
VIN
1uA
3uA
Thermal
Shutdown
+
EN
EN LOGIC
VIN UVLO
Reference
1.2V
VREF
VCC
3uA
VCC
HS MOSFET
Current limit
SS
Boot
Charge
BOOT
Slope
FB
0.8V
+
+ EA
Boot
UVLO
PWM
+
+
OVP
Q1
Control
Logic
SW
0.88V
RT/CLK
Oscillator
With PLL
CLK
GND
Figure 8. Functional Block Diagram
6
For more information www.silicontent.com
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
SCT2632A
OPERATION
Overview
The SCT2632A is a 4.5V-60V input, 3.5A output, buck converter with integrated 80mΩ Rdson high-side power
MOSFET. It implements constant frequency peak current mode control to regulate output voltage, providing
excellent line and load transient response.
The switching frequency is programmable from 100kHz to 1.2MHz with two setting modes, resistor setting frequency
mode and the clock synchronization mode, to optimizes either the power efficiency or the external components’
sizes. The SCT2632A features programmable soft-start time to avoid large inrush current and output voltage
overshoot during startup. The device also supports monolithic startup with pre-biased output condition. The
seamless mode-transition between PWM mode and PSM mode operations ensure high efficiency over wide load
current range. The quiescent current is typically 100uA under no load or sleep mode condition to achieve high
efficiency at light load.
The SCT2632A has a default input start-up voltage of 4.2V with 320mV hysteresis. The EN pin is a high-voltage pin
with a precision threshold that can be used to adjust the input voltage lockout thresholds with two external resistors
to meet accurate higher UVLO system requirements. Floating EN pin enables the device with the internal pull-up
current to the pin. Connecting EN pin to VIN directly starts up the device automatically.
The SCT2632A full protection features include the input under-voltage lockout, the output over-voltage protection,
over current protection with cycle-by-cycle current limiting, output hard short protection and thermal shutdown
protection.
Peak Current Mode Control
The SCT2632A employs fixed frequency peak current mode control. An internal clock initiates turning on the
integrated high-side power MOSFET Q1 in each cycle, then inductor current rises linearly. When the current through
high-side MOSFET reaches the threshold level set by the COMP voltage of the internal error amplifier, the integrated
high-side MOSFET is turned off.
The error amplifier serves the COMP node by comparing the voltage of the FB pin with an internal 0.8V reference
voltage. When the load current increases, a reduction in the feedback voltage relative to the reference raises COMP
voltage till the average inductor current matches the increased load current. This feedback loop well regulates the
output voltage to the reference. The device also integrates an internal slope compensation circuitry to prevent subharmonic oscillation when duty cycle is greater than 50% for a fixed frequency peak current mode control.
The SCT2632A operates in Pulse Skipping Mode (PSM) with light load current to improve efficiency. When the load
current decreases, an increment in the feedback voltage leads COMP voltage drop. When COMP falls to a low
clamp threshold (470mV typically), device enters PSM. The output voltage decays due to output capacitor
discharging during skipping period. Once FB voltage drops lower than the reference voltage, and the COMP voltage
rises above low clamp threshold. Then high-side power MOSFET turns on in next clock pulse. After several
switching cycles with typical 400mA peak inductor current, COMP voltage drops and is clamped again and pulse
skipping mode repeats if the output continues light loaded.
This control scheme helps achieving higher efficiency by skipping cycles to reduce switching power loss and gate
drive charging loss. The controller consumption quiescent current is 100uA during skipping period with no switching
to improve efficiency further.
Enable and Under Voltage Lockout Threshold
The SCT2632A is enabled when the VIN pin voltage rises above 4.2V and the EN pin voltage exceeds the enable
threshold of 1.2V. The device is disabled when the VIN pin voltage falls below 3.9V or when the EN pin voltage is
below 1.05V. An internal 1uA pull up current source to EN pin allows the device enable when EN pin floats.
EN pin is a high voltage pin that can be connected to VIN directly to start up the device.
For a higher system UVLO threshold, connect an external resistor divider (R1 and R2) shown in Figure 9 from VIN
to EN. The UVLO rising and falling threshold can be calculated by Equation 1 and Equation 2 respectively.
For more information www.silicontent.com
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
7
SCT2632A
VIN
𝑉𝑟𝑖𝑠𝑒 ∗ 0.875 − 𝑉𝑓𝑎𝑙𝑙
𝑅1 =
3.125𝑢𝐴
(1)
𝑅1 × 1.05
− 1.05 + 𝑅1 ∗ 4𝑢𝐴
(2)
𝑅2 =
𝑉𝑓𝑎𝑙𝑙
1uA
3uA
R1
EN
R2
+
1.2V
/1.05V
where
Vrise is rising threshold of Vin UVLO
Vfall is falling threshold of Vin UVLO
Figure 9. System UVLO by enable divide
Output Voltage
The SCT2632A regulates the internal reference voltage at 0.8V with 1% tolerance over the operating temperature
and voltage range. The output voltage is set by a resistor divider from the output node to the FB pin. It is
recommended to use 1% tolerance or better resistors. Use Equation 3 to calculate resistance of resistor dividers.
To improve efficiency at light loads, larger value resistors are recommended. However, if the values are too high,
the regulator will be more susceptible to noise affecting output voltage accuracy.
𝑉𝑂𝑈𝑇
𝑅𝐹𝐵_𝑇𝑂𝑃 = (
− 1) ∗ 𝑅𝐹𝐵_𝐵𝑂𝑇
𝑉𝑅𝐸𝐹
(3)
where
RFB_TOP is the resistor connecting the output to the FB pin.
RFB_BOT is the resistor connecting the FB pin to the ground.
Programmable Soft-Start
The SCT2632A features programmable soft-start time to prevent inrush current during start-up stage. The soft-start
time can be programmed easily by connecting a soft-start capacitor Css from SS pin to ground.
The SS pin sources an internal 3µA current charging the external soft-start capacitor Css when the EN pin exceeds
turn-on threshold. The device adopts the lower voltage between the internal voltage reference 0.8V and the SS pin
voltage as the reference input voltage of the error amplifier and regulates the output. The soft-start completes when
the voltage at the SS pin exceeds the internal reference voltage of 0.8V.
The soft-start capacitor value can be calculated going with following equation 4. Attention should be taken here that
the programmed soft-start time should be larger than 4ms.
𝐶𝑠𝑠 = 𝑡𝑠𝑠 ∗
3𝑢𝐴
0.8𝑉
(4)
Where:
CSS is the soft-start capacitor connected from SS pin to the ground
tss is the soft-start time
Switching Frequency and Clock Synchronization
The switching frequency of the SCT2632A is set by placing a resistor between RT/CLK pin and the ground, or
synchronizing to an external clock.
In resistor setting frequency mode, a resistor placed between RT/CLK pin to the ground sets the switching frequency
over a wide range from 100KHz to 1.2MHz. The RT/CLK pin voltage is typical 0.5V. RT/CLK pin is not allowed to
be left floating or shorted to the ground. Use Equation 5 or the plot in Figure 10. to determine the resistance for a
switching frequency needed.
8
For more information www.silicontent.com
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
SCT2632A
𝑅𝑇(𝐾𝛺) =
RT/CLK
100000
𝑓𝑠𝑤(𝐾𝐻𝑧)
(5)
Oscillator
With PLL
CLK
where, fsw is switching clock frequency
Figure 10. Setting Frequency and Clock Synchronization
In clock synchronization mode, the switching frequency synchronizes to an external clock applied to RT/CLK pin.
The synchronization frequency range is from 100KHz to 1.2MHz and the rising edge of the SW synchronizes to the
falling edge of the external clock at RT/CLK pin with typical 66ns time delay. A square wave clock signal to RT/CLK
pin must have high level no lower than 2V, low level no higher than 0.4V, and pulse width larger than 80ns.
In applications where both resistor setting frequency mode and clock synchronization mode are needed, the device
can be configured as shown in Figure 10. Before an external clock is present, the device works in resistor setting
frequency mode. When an external clock presents, the device automatically transitions from resistor setting mode
to external clock synchronization mode. An internal phase locked loop PLL locks internal clock frequency onto the
external clock within typical 85us. The converter transitions from the clock synchronization mode to the resistor
setting frequency mode when the external clock disappears.
Bootstrap Voltage Regulator and Low Drop-out Operation
An external bootstrap capacitor between BOOT pin and SW pin powers the floating gate driver to high-side power
MOSFET. The bootstrap capacitor voltage is charged from an integrated voltage regulator when high-side power
MOSFET is off and the external low-side diode conducts. The recommended value of the BOOT capacitor is 0.1
μF.
The UVLO of high-side MOSFET gate driver has rising threshold of 2.52V and hysteresis of 230mV. When the
device operates with high duty cycle or extremely light load, bootstrap capacitor may be not recharged in
considerable long time. The voltage at bootstrap capacitor is insufficient to drive high-side MOSFET fully on. When
the voltage across bootstrap capacitor drops below 2.29V, BOOT UVLO occurs. The converter forces turning on an
integrated low-side MOSFET periodically to refresh the voltage of bootstrap capacitor to guarantee the converter’s
operation over a wide duty range.
During the condition of ultra-low voltage difference from the input to the output, SCT2632A operates in Low DropOut LDO mode. High-side MOSFET remains turning on as long as the BOOT pin to SW pin voltage is higher than
BOOT UVLO threshold 2.52V. When the voltage from BOOT to SW drops below 2.29V, the high-side MOSFET
turns off and low-side MOSFET turns on to recharge bootstrap capacitor periodically in the following several
switching cycles. Low-side MOSFET only turns on for 100ns in each refresh cycle to minimize the output voltage
ripple. Low-side MOSFET may turn on for several times till the bootstrap voltage is charged to higher than 2.52V
for high-side MOSFET working normally. The effective duty cycle of the converter during LDO operation can be
approaching to 100%.
During slowing power up and power down application, the output voltage can closely track the input voltage ramping
down thanks to LDO operation mode. As the input voltage is reduced to near the output voltage, i.e. during slowing
power-up and power-down application, the off-time of the high side MOSFET starts to approach the minimum value.
Without LDO operation mode, beyond this point the switching may become erratic and/or the output voltage will fall
out of regulation. To avoid this problem, the SCT2632A LDO mode automatically reduces the switching frequency
to increase the effective duty cycle and maintain regulation.
Over Current Limit
The SCT2632A implements over current protection with fold back current limit. The SCT2632A cycle-by-cycle limits
high-side MOSFET peak current to avoid inductor current running away during unexpected overload or output hard
short condition.
When overload or hard short happens, the converter cannot provide output current to satisfy loading requirement.
The inductor current is clamped at over current limitation. Thus, the output voltage drops below regulated voltage
For more information www.silicontent.com
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
9
SCT2632A
with FB voltage less than internal reference voltage continuously. The COMP voltage ramps up to high clamp
voltage 2.25V typical.
The SCT2632A implements frequency foldback to protect the converter in unexpected overload or output hard short
condition at higher switching frequencies and input voltages. The oscillator frequency is divided by 1, 2, 4, and 8 as
the FB pin voltage falls from 0.8 V to 0 V. The SCT2632A uses a digital frequency foldback to enable synchronization
to an external clock during normal start-up and fault conditions. During short-circuit events, the inductor current can
exceed the peak current limit because of the high input voltage and the minimum on-time. When the output voltage
is forced low by the shorted load, the inductor current decreases slowly during the switch off-time. The frequency
foldback effectively increases the off-time by increasing the period of the switching cycle providing more time for
the inductor current to ramp down.
With a maximum frequency foldback ratio of 8, there is a maximum frequency at which the inductor current can be
controlled by frequency foldback protection. Equation 6 calculates the maximum switching frequency at which the
inductor current remains under control when V OUT is forced to VOUT_SHORT. The selected operating frequency must
not exceed the calculated value.
𝑓𝑠𝑤(max 𝑠𝑘𝑖𝑝) =
𝑓𝐷𝐼𝑉
𝐼𝐿𝐼𝑀𝐼𝑇 × 𝑅𝐷𝐶 + 𝑉𝑂𝑈𝑇_𝑆𝐻𝑂𝑅𝑇 + 𝑉𝑑
×(
)
𝑡𝑚𝑖𝑛_𝑂𝑁
𝑉𝐼𝑁_𝑀𝐴𝑋 − 𝐼𝐿𝐼𝑀𝐼𝑇 × 𝑅𝐷𝑆(𝑜𝑛) + 𝑉𝑑
(6)
where
ILIMIT: Limited average current
RDC: Inductor DC resistance
VIN_MAX: Maximum input voltage
VOUT_SHORT: Output voltage during short
Vd: Diode voltage drop
RDS(on): Integrated high side FET on resistance
Tmin_ON: Controllable minimum on time
fDIV: Frequency divide equals (1,2,4 or 8)
Over voltage Protection
The SCT2632A implements the Over-voltage Protection OVP circuitry to minimize output voltage overshoot during
load transient, recovering from output fault condition or light load transient. The overvoltage comparator in OVP
circuit compares the FB pin voltage to the internal reference voltage. When FB voltage exceeds 110% of internal
0.8V reference voltage, the high-side MOSFET turns off to avoid output voltage continue to increase. When the FB
pin voltage falls below 105% of the 0.8V reference voltage, the high-side MOSFET can turn on again.
Thermal Shutdown
The SCT2632A protects the device from the damage during excessive heat and power dissipation conditions. Once
the junction temperature exceeds 172°C, the internal thermal sensor stops power MOSFETs switching. When the
junction temperature falls below 160°C, the device restarts with internal soft start phase.
10
For more information www.silicontent.com
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
SCT2632A
APPLICATION INFORMATION
Typical Application
C12
0.1uF
BOOT
L1
D1
VIN=4.5V~60V
VIN
R1
309K
C1
C2
C3
C4
C5
4.7uF 4.7uF 4.7uF 4.7uF 0.1uF
R2
76.8K
VOUT=3.3V IOUT= 3A
5.5uH
SW
C8
C9
47uF 47uF
GND
C10
47uF
C11
47uF
SCT2632A
EN
R5
31.6K
C13
Optional
SS
RT/ CLK
FB
C6
22nF
R3
200K
R6
10.2K
Figure 11. SCT2632A Design Example, 3.3V Output with Programmable UVLO
Design Parameters
Design Parameters
Example Value
Input Voltage
24V Normal 4.5V to 60V
Output Voltage
3.3V
Maximum Output Current
3.5A
Switching Frequency
500 KHz
Output voltage ripple (peak to peak)
16.5mV
Transient Response 0.75A to 2.25A load step
∆Vout = 60mV
Start Input Voltage (rising VIN)
5.73V
Stop Input Voltage (falling VIN)
4.045V
For more information www.silicontent.com
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
11
SCT2632A
Output Voltage
The output voltage is set by an external resistor divider
R5 and R6 in typical application schematic.
Recommended R6 resistance is 10.2KΩ. Use equation
7 to calculate R5.
where:
𝑉𝑂𝑈𝑇
𝑅5 = (
− 1) ∗ 𝑅6
𝑉𝑅𝐸𝐹
Table 1. R5, R6Value for Common Output Voltage
(Room Temperature)
(7)
VREF is the feedback reference voltage, typical
0.8V
VOUT
R5
R6
2.5 V
21.5 KΩ
10.2 KΩ
3.3 V
31.6 KΩ
10.2 KΩ
5 V
53.6 KΩ
10.2 KΩ
12 V
143 KΩ
10.2 KΩ
24V
294 KΩ
10.2 KΩ
36V
442 KΩ
10.2 KΩ
48V
604 KΩ
10.2 KΩ
Switching Frequency
Higher switching frequencies support smaller profiles of output inductors and output capacitors, resulting in lower
voltage and current ripples. However, the higher switching frequency causes extra switching loss, which
downgrades converter’s overall power efficiency and thermal performance. The 130ns minimum on-time limitation
also restricts the selection of higher switching frequency. In this design, a moderate switching frequency of 500 kHz
is selected to achieve both small solution size and high efficiency operation.
The resistor connected from RT/CLK to GND sets
switching frequency of the converter. The resistor value
required for a desired frequency can be calculated using
equation 8, or determined from Figure 7.
𝑅3 (KΩ) =
100000
Table 2. RFSW Value for Common Switching Frequencies
(Room Temperature)
(8)
fsw (KHz )
where:
fSW is the desired switching frequency
Fsw
R3 (RFSW)
200 KHz
500 KΩ
330 KHz
301 KΩ
500 KHz
200 KΩ
1100 KHz
90.9 KΩ
Under Voltage Lock-Out
An external voltage divider network of R1 from the input to EN pin and R2 from EN pin to the ground can set the
input voltage’s Under Voltage Lock-Out (UVLO) threshold. The UVLO has two thresholds, one for power up when
the input voltage is rising and the other for power down or brown outs when the input voltage is falling. For the
example design, the supply should turn on and start switching once the input voltage increases above 5.73V (start
or enable). After the regulator starts switching, it should continue to do so until the input voltage falls below 4.045 V
(stop or disable). Use Equation 9 and Equation 10 to calculate the values 309 kΩ and 76.8 kΩ of R1 and R2 resistors.
𝑉𝑟𝑖𝑠𝑒 ∗ 0.875 − 𝑉𝑓𝑎𝑙𝑙
3.125𝑢𝐴
(9)
𝑅1 × 1.05
𝑉𝑓𝑎𝑙𝑙 − 1.05 + 𝑅1 ∗ 4𝑢𝐴
(10)
𝑅1 =
𝑅2 =
12
For more information www.silicontent.com
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
SCT2632A
Inductor Selection
There are several factors should be considered in selecting inductor such as inductance, saturation current, the
RMS current and DC resistance(DCR). Larger inductance results in less inductor current ripple and therefore leads
to lower output voltage ripple. However, the larger value inductor always corresponds to a bigger physical size,
higher series resistance, and lower saturation current. A good rule for determining the inductance to use is to allow
the inductor peak-to-peak ripple current to be approximately 20%~40% of the maximum output current.
The peak-to-peak ripple current in the inductor ILPP can be calculated as in Equation 11.
𝐼𝐿𝑃𝑃 =
Where
𝑉𝑂𝑈𝑇 ∗ (𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇 )
𝑉𝐼𝑁 ∗ 𝐿 ∗ 𝑓𝑆𝑊
(11)
ILPP is the inductor peak-to-peak current
L is the inductance of inductor
fSW is the switching frequency
VOUT is the output voltage
VIN is the input voltage
Since the inductor-current ripple increases with the input voltage, so the maximum input voltage in application is
always used to calculate the minimum inductance required. Use Equation 12 to calculate the inductance value.
𝐿𝑀𝐼𝑁 =
Where
𝑉𝑂𝑈𝑇
𝑉𝑂𝑈𝑇
∗ (1 −
)
𝑓𝑆𝑊 ∗ 𝐿𝐼𝑅 ∗ 𝐼𝑂𝑈𝑇(𝑚𝑎𝑥)
𝑉𝐼𝑁(𝑚𝑎𝑥)
(12)
LMIN is the minimum inductance required
fsw is the switching frequency
VOUT is the output voltage
VIN(max) is the maximum input voltage
IOUT(max) is the maximum DC load current
LIR is coefficient of ILPP to IOUT
The total current flowing through the inductor is the inductor ripple current plus the output current. When selecting
an inductor, choose its rated current especially the saturation current larger than its peak operation current and
RMS current also not be exceeded. Therefore, the peak switching current of inductor, ILPEAK and ILRMS can be
calculated as in equation 13 and equation 14.
𝐼𝐿𝑃𝐸𝐴𝐾 = 𝐼𝑂𝑈𝑇 +
𝐼𝐿𝑃𝑃
2
𝐼𝐿𝑅𝑀𝑆 = √(𝐼𝑂𝑈𝑇 )2 +
Where
(13)
1
∗ (𝐼𝐿𝑃𝑃 )2
12
(14)
ILPEAK is the inductor peak current
IOUT is the DC load current
ILPP is the inductor peak-to-peak current
ILRMS is the inductor RMS current
In overloading or load transient conditions, the inductor peak current can increase up to the switch current limit of
the device which is typically 5.5A. The most conservative approach is to choose an inductor with a saturation current
rating greater than 5.5A. Because of the maximum ILPEAK limited by device, the maximum output current that the
SCT2632A can deliver also depends on the inductor current ripple. Thus, the maximum desired output current also
For more information www.silicontent.com
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
13
SCT2632A
affects the selection of inductance. The smaller inductor results in larger inductor current ripple leading to a lower
maximum output current.
Diode Selection
The SCT2632A requires an external catch diode between the SW pin and GND. The selected diode must have a
reverse voltage rating equal to or greater than VIN(max). The peak current rating of the diode must be greater than
the maximum inductor current. Schottky diodes are typically a good choice for the catch diode due to their low
forward voltage. The lower the forward voltage of the diode, the higher the efficiency of the regulator.
Typically, diodes with higher voltage and current ratings have higher forward voltages. A diode with a minimum of
60-V reverse voltage is preferred to allow input voltage transients up to the rated voltage of the SCT2632A.
For the example design, the B560C-13-F Schottky diode is selected for its lower forward voltage and good thermal
characteristics compared to smaller devices. The typical forward voltage of the B560C-13-F is 0.7 volts at 5 A.
The diode must also be selected with an appropriate power rating. The diode conducts the output current during
the off-time of the internal power switch. The off-time of the internal switch is a function of the maximum input
voltage, the output voltage, and the switching frequency. The output current during the off-time is multiplied by the
forward voltage of the diode to calculate the instantaneous conduction losses of the diode. At higher switching
frequencies, the ac losses of the diode need to be taken into account. The ac losses of the diode are due to the
charging and discharging of the junction capacitance and reverse recovery charge. Equation 14 is used to calculate
the total power dissipation, including conduction losses and ac losses of the diode.
The B560C-13-F diode has a junction capacitance of 300 pF. Using Equation 15, the total loss in the diode at the
maximum input voltage is 2.58 W.
If the power supply spends a significant amount of time at light load currents or in sleep mode, consider using a
diode which has a low leakage current and slightly higher forward voltage drop.
𝑃𝐷 =
(𝑉𝐼𝑁_𝑀𝐴𝑋 − 𝑉𝑂𝑈𝑇 ) × 𝐼𝑂𝑈𝑇 × 𝑉𝑑 𝐶𝑗 × 𝑓𝑆𝑊 × (𝑉𝐼𝑁 + 𝑉𝑑 )2
+
𝑉𝐼𝑁_𝑀𝐴𝑋
2
(15)
Input Capacitor Selection
The input current to the step-down DCDC converter is discontinuous, therefore it requires a capacitor to supply the
AC current to the step-down DCDC converter while maintaining the DC input voltage. Use capacitors with low ESR
for better performance. Ceramic capacitors with X5R or X7R dielectrics are usually suggested because of their low
ESR and small temperature coefficients, and it is strongly recommended to use another lower value capacitor (e.g.
0.1uF) with small package size (0603) to filter high frequency switching noise. Place the small size capacitor as
close to VIN and GND pins as possible.
The voltage rating of the input capacitor must be greater than the maximum input voltage. And the capacitor must
also have a ripple current rating greater than the maximum input current ripple. The RMS current in the input
capacitor can be calculated using Equation 16.
ICINRMS = IOUT ∗ √
VOUT
VOUT
∗ (1 −
)
VIN
VIN
(16)
The worst case condition occurs at VIN=2*VOUT, where:
(17)
ICINRMS = 0.5 ∗ IOUT
For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load
current.
14
For more information www.silicontent.com
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
SCT2632A
When selecting ceramic capacitors, it needs to consider the effective value of a capacitor decreasing as the DC
bias voltage across a capacitor increasing.
The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be
calculated using Equation 18 and the maximum input voltage ripple occurs at 50% duty cycle.
∆VIN =
IOUT
VOUT
VOUT
∗
∗ (1 −
)
fSW ∗ CIN VIN
VIN
(18)
For this example, four 4.7μF, X7R ceramic capacitors rated for 100 V in parallel are used. And a 0.1 μF for highfrequency filtering capacitor is placed as close as possible to the device pins.
Bootstrap Capacitor Selection
A 0.1μF ceramic capacitor must be connected between BOOT pin and SW pin for proper operation. A ceramic
capacitor with X5R or better grade dielectric is recommended. The capacitor should have a 10V or higher voltage
rating.
Output Capacitor Selection
The selection of output capacitor will affect output voltage ripple in steady state and load transient performance.
The output ripple is essentially composed of two parts. One is caused by the inductor current ripple going through
the Equivalent Series Resistance ESR of the output capacitors and the other is caused by the inductor current ripple
charging and discharging the output capacitors. To achieve small output voltage ripple, choose a low-ESR output
capacitor like ceramic capacitor. For ceramic capacitors, the capacitance dominates the output ripple. For
simplification, the output voltage ripple can be estimated by Equation 19 desired.
∆VOUT =
Where
𝑉𝑂𝑈𝑇 ∗ (𝑉𝐼𝑁 − 𝑉𝑂𝑈𝑇 )
(19)
8 ∗ 𝑓𝑆𝑊 2 ∗ 𝐿 ∗ 𝐶𝑂𝑈𝑇 ∗ 𝑉𝐼𝑁
ΔVOUT is the output voltage ripple
fSW is the switching frequency
L is the inductance of inductor
COUT is the output capacitance
VOUT is the output voltage
VINis the input voltage
Due to capacitor’s degrading under DC bias, the bias voltage can significantly reduce capacitance. Ceramic
capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to
ensure adequate effective capacitance. Typically, four 47μF ceramic output capacitors work for most applications.
For more information www.silicontent.com
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
15
SCT2632A
Inverting Power application
The SCT2632A can be used to convert a positive input voltage to a negative output voltage. Typical applications
are amplifiers requiring a negative power supply.
L1
C3
BOOT
GND
SW
D1
VIN
VIN
GND
SCT2632A
Cin
C1
C2
EN
SS
RT/CLK
FB
C4
R1
C5
R2
R4
V OUT
Figure 12. SCT2632A Inverting Power Supply
16
For more information www.silicontent.com
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
SCT2632A
Application Waveforms
Vin=24V, Vout=3.3V, unless otherwise noted
Figure 13. Power up(Iload=3A)
Figure 14. Power down(Iload=3A)
Figure 15.EN toggle (Iload=3A)
Figure 16. EN toggle (Iload=20mA)
Figure 17. Over Current Protection(3A to hard short)
Figure 18. Over Current Release (hard short to 3A)
For more information www.silicontent.com
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
17
SCT2632A
Application Waveforms(continued)
Vin=24V, Vout=3.3V, unless otherwise noted
18
Figure 19. Load Transient (0.3A-2.7A, 1.6A/us)
Figure 20. Load Transient (0.75A-2.25A, 1.6A/us)
Figure 21. Output Ripple (Iload=0A)
Figure 22. Output Ripple (Iload=100mA)
Figure 23. Output Ripple (Iload=3A)
Figure 24. Thermal, 24VIN, 3.3Vout, 3.5A
For more information www.silicontent.com
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
SCT2632A
Layout Guideline
Proper PCB layout is a critical for SCT2632A’s stable and efficient operation. The traces conducting fast switching
currents or voltages are easy to interact with stray inductance and parasitic capacitance to generate noise and
degrade performance. For better results, follow these guidelines as below:
1. Power grounding scheme is very critical because of carrying power, thermal, and glitch/bouncing noise
associated with clock frequency. The thumb of rule is to make ground trace lowest impendence and power are
distributed evenly on PCB. Sufficiently placing ground area will optimize thermal and not causing over heat area.
2. Place a low ESR ceramic capacitor as close to VIN pin and the ground as possible to reduce parasitic effect.
3. Freewheeling diode should be place as close to SW pin and the ground as possible to reduce parasitic effect.
4. For operation at full rated load, the top side ground area must provide adequate heat dissipating area. Make
sure top switching loop with power have lower impendence of grounding.
5. The bottom layer is a large ground plane connected to the ground plane on top layer by vias. The power pad
should be connected to bottom PCB ground planes using multiple vias directly under the IC. The center thermal
pad should always be soldered to the board for mechanical strength and reliability, using multiple thermal vias
underneath the thermal pad. Improper soldering thermal pad to ground plate on PCB will cause SW higher ringing
and overshoot besides downgrading thermal performance. it is recommended 8mil diameter drill holes of thermal
vias, but a smaller via offers less risk of solder volume loss. On applications where solder volume loss thru the vias
is of concern, plugging or tenting can be used to achieve a repeatable process.
6. Output inductor and freewheeling diode should be placed close to the SW pin. The switching area of the PCB
conductor minimized to prevent excessive capacitive coupling.
7. The RT/CLK terminal is sensitive to noise so the RT resistor should be located as close as possible to the IC
and routed with minimal lengths of trace.
8. UVLO adjust and RT resistors and feedback components should connect to small signal ground which must
return to the GND pin without any interleaving with power ground.
9. Route BOOT capacitor trace on the other layer than top layer to provide wide path for topside ground.
10. For achieving better thermal performance, a four-layer layout is strongly recommended.
VOUT
Inductor
Output Capacitors
GND
Top layer ground area
Via
Via
Input bypass
capacitor
VIN
BOOT
1
8
2
7
VIN
EN
RT/CLK
SW
GND
3
4
Thermal
Pad
Small signal
ground
SS
6
5
FB
Feedback
resistors
Programmable
UVLO resistors
Fsw
Set Resistor
GND
Top layer ground area
Figure 25. PCB Layout Example
For more information www.silicontent.com
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
19
SCT2632A
PACKAGE INFORMATION
SOP8/PP(95x130) Package Outline Dimensions
Symbol
A
A1
A2
b
c
D
D1
E
E1
E2
e
L
Dimensions in Millimeters
Min.
Max.
1.300
1.700
0.000
0.100
1.350
1.550
0.330
0.510
0.170
0.250
4.700
5.100
3.050
3.250
3.800
4.000
5.800
6.200
2.160
2.360
1.270(BSC)
Dimensions in Inches
Min.
Max.
0.051
0.067
0.000
0.004
0.053
0.061
0.013
0.020
0.007
0.010
0.185
0.201
0.120
0.128
0.150
0.157
0.228
0.244
0.085
0.093
0.050(BSC)
0.400
0°
0.016
0°
1.270
8°
0.050
8°
NOTE:
1.
2.
3.
4.
5.
6.
Drawing proposed to be made a JEDEC package outline MO-220 variation.
Drawing not to scale.
All linear dimensions are in millimeters.
Thermal pad shall be soldered on the board.
Dimensions of exposed pad on bottom of package do not include mold flash.
Contact PCB board fabrication for minimum solder mask web tolerances between the pins.
20
For more information www.silicontent.com
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
SCT2632A
TAPE AND REEL INFORMATION
Orderable Device
SCT2632ASTER
Package Type
ESOP
For more information www.silicontent.com
Pins
8
SPQ
4000
© 2019 Silicon Content Technology Co., Ltd. All Rights Reserved
Product Folder Links: SCT2632A
21
工商网监
湘ICP备2023018690号
