N76E003 Datasheet
Nuvoton 1T 8051-based Microcontroller
N76E003
Datasheet
Jul. 20, 2018
Page 1 of 276
Rev. 1.06
N76E003 Datasheet
TABLE OF CONTENTS
1. GENERAL DESCRIPTION ............................................................................................................................... 5
2. FEATURES ....................................................................................................................................................... 6
3. BLOCK DIAGRAM............................................................................................................................................ 9
4. PIN CONFIGURATION ................................................................................................................................... 10
5. MEMORY ORGANIZATION ........................................................................................................................... 17
5.1 Program Memory .................................................................................................................................... 17
5.2 Data Memory .......................................................................................................................................... 19
5.3 On-Chip XRAM ....................................................................................................................................... 21
5.4 Non-Volatile Data Storage ...................................................................................................................... 21
6. SPECIAL FUNCTION REGISTER (SFR) ....................................................................................................... 22
6.1 ALL SFR DESCRIPTION ........................................................................................................................ 27
7. I/O PORT STRUCTURE AND OPERATION .................................................................................................. 85
7.1 Quasi-Bidirectional Mode ........................................................................................................................ 85
7.2 Push-Pull Mode....................................................................................................................................... 86
7.3 Input-Only Mode ..................................................................................................................................... 87
7.4 Open-Drain Mode ................................................................................................................................... 87
7.5 Read-Modify-Write Instructions .............................................................................................................. 88
7.6 Control Registers of I/O Ports ................................................................................................................. 88
7.6.1 Input and Output Data Control ..................................................................................................... 89
7.6.2 Output Mode Control .................................................................................................................... 90
7.6.3 Input Type .................................................................................................................................... 92
7.6.4 Output Slew Rate Control ............................................................................................................ 94
8. TIMER/COUNTER 0 AND 1 ............................................................................................................................ 96
8.1 Mode 0 (13-Bit Timer) ............................................................................................................................. 99
8.2 Mode 1 (16-Bit Timer) ........................................................................................................................... 100
8.3 Mode 2 (8-Bit Auto-Reload Timer) ........................................................................................................ 100
8.4 Mode 3 (Two Separate 8-Bit Timers) ................................................................................................... 101
9. TIMER 2 AND INPUT CAPTURE ................................................................................................................. 103
9.1 Auto-Reload Mode ................................................................................................................................ 107
9.2 Compare Mode ..................................................................................................................................... 108
9.3 Input Capture Module ........................................................................................................................... 108
10. TIMER 3 ...................................................................................................................................................... 114
11. WATCHDOG TIMER (WDT) ....................................................................................................................... 116
11.1 Time-Out Reset Timer ........................................................................................................................ 118
11.2 General Purpose Timer ...................................................................................................................... 119
12. SELF WAKE-UP TIMER (WKT) ................................................................................................................. 121
13. SERIAL PORT (UART) ............................................................................................................................... 123
13.1 Mode 0 ................................................................................................................................................ 128
13.2 Mode 1 ................................................................................................................................................ 129
13.3 Mode 2 ................................................................................................................................................ 130
13.4 Mode 3 ................................................................................................................................................ 131
13.5 Baud Rate ........................................................................................................................................... 132
13.6 Framing Error Detection ..................................................................................................................... 135
13.7 Multiprocessor Communication .......................................................................................................... 135
13.8 Automatic Address Recognition.......................................................................................................... 136
14. SERIAL PERIPHERAL INTERFACE (SPI) ................................................................................................ 140
14.1 Functional Description ........................................................................................................................ 140
14.2 Operating Modes ................................................................................................................................ 146
Jul. 20, 2018
Page 2 of 276
Rev. 1.06
N76E003 Datasheet
14.2.1 Master Mode ............................................................................................................................ 146
14.2.2 Slave Mode .............................................................................................................................. 146
14.3 Clock Formats and Data Transfer....................................................................................................... 147
14.4 Slave Select Pin Configuration ........................................................................................................... 150
14.5 Mode Fault Detection .......................................................................................................................... 150
14.6 Write Collision Error ............................................................................................................................ 150
14.7 Overrun Error ...................................................................................................................................... 151
14.8 SPI Interrupt ........................................................................................................................................ 151
2
15. INTER-INTEGRATED CIRCUIT (I C) ......................................................................................................... 153
15.1 Functional Description ........................................................................................................................ 153
15.1.1 START and STOP Condition ................................................................................................... 154
15.1.2 7-Bit Address with Data Format ............................................................................................... 155
15.1.3 Acknowledge ............................................................................................................................ 156
15.1.4 Arbitration ................................................................................................................................. 156
2
15.2 Control Registers of I C ...................................................................................................................... 157
15.3 Operating Modes ................................................................................................................................ 161
15.3.1 Master Transmitter Mode ......................................................................................................... 161
15.3.2 Master Receiver Mode ............................................................................................................. 162
15.3.3 Slave Receiver Mode ............................................................................................................... 163
15.3.4 Slave Transmitter Mode ........................................................................................................... 164
15.3.5 General Call ............................................................................................................................. 165
15.3.6 Miscellaneous States ............................................................................................................... 166
2
15.4 Typical Structure of I C Interrupt Service Routine .............................................................................. 168
2
15.5 I C Time-Out ....................................................................................................................................... 172
2
15.6 I C Interrupt ......................................................................................................................................... 173
16. PIN INTERRUPT ......................................................................................................................................... 174
17. PULSE WIDTH MODULATED (PWM) ....................................................................................................... 177
17.1 Functional Description ........................................................................................................................ 177
17.1.1 PWM Generator ....................................................................................................................... 177
17.1.2 PWM Types ............................................................................................................................. 186
17.1.3 Operation Modes ..................................................................................................................... 188
17.1.4 Mask Output Control ................................................................................................................ 191
17.1.5 Fault Brake ............................................................................................................................... 192
17.1.6 Polarity Control ........................................................................................................................ 193
17.2 PWM Interrupt ..................................................................................................................................... 194
18. 12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC) ................................................................................ 196
18.1 Functional Description ........................................................................................................................ 196
18.1.1 ADC Operation ......................................................................................................................... 196
18.1.2 ADC Conversion Triggered by External Source ...................................................................... 197
18.1.3 ADC Conversion Result Comparator ....................................................................................... 198
18.1.4 Internal Band-gap .................................................................................................................... 199
18.2 Control Registers of ADC ................................................................................................................... 202
19. TIMED ACCESS PROTECTION (TA) ........................................................................................................ 206
20. INTERRUPT SYSTEM ................................................................................................................................ 208
20.1 Interrupt Overview .............................................................................................................................. 208
20.2 Enabling Interrupts .............................................................................................................................. 209
20.3 Interrupt Priorities ............................................................................................................................... 212
20.4 Interrupt Service ................................................................................................................................. 216
20.5 Interrupt Latency ................................................................................................................................. 217
20.6 External Interrupt Pins ........................................................................................................................ 217
Jul. 20, 2018
Page 3 of 276
Rev. 1.06
N76E003 Datasheet
21. IN-APPLICATION-PROGRAMMING (IAP) ................................................................................................ 219
21.1 IAP Commands ................................................................................................................................... 222
21.2 IAP User Guide ................................................................................................................................... 223
21.3 Using Flash Memory as Data Storage ................................................................................................ 223
21.4 In-System-Programming (ISP)............................................................................................................ 225
22. POWER MANAGEMENT ............................................................................................................................ 230
22.1 Power-Down Mode ............................................................................................................................. 231
23. CLOCK SYSTEM ........................................................................................................................................ 232
23.1 System Clock Sources ........................................................................................................................ 232
23.1.1 Internal Oscillators ................................................................................................................... 232
23.2 System Clock Switching ..................................................................................................................... 233
23.3 System Clock Divider .......................................................................................................................... 235
23.4 System Clock Output .......................................................................................................................... 235
24. POWER MONITORING .............................................................................................................................. 237
24.1 Power-On Reset (POR) ...................................................................................................................... 237
24.2 Brown-Out Detection (BOD) ............................................................................................................... 238
25. RESET ......................................................................................................................................................... 243
25.1 Power-On Reset ................................................................................................................................. 243
25.2 Brown-Out Reset ................................................................................................................................ 243
25.3 External Reset .................................................................................................................................... 244
25.4 Hard Fault Reset ................................................................................................................................. 245
25.5 Watchdog Timer Reset ....................................................................................................................... 245
25.6 Software Reset ................................................................................................................................... 246
25.7 Boot Select.......................................................................................................................................... 247
25.8 Reset State ......................................................................................................................................... 248
26. AUXILIARY FEATURES ............................................................................................................................. 249
26.1 Dual DPTRs ........................................................................................................................................ 249
26.2 96-bit UID ............................................................................................................................................ 250
27. ON-CHIP-DEBUGGER (OCD) .................................................................................................................... 251
27.1 Functional Description ........................................................................................................................ 251
27.2 Limitation of OCD ............................................................................................................................... 251
28. CONFIG BYTES.......................................................................................................................................... 253
29. IN-CIRCUIT-PROGRAMMING (ICP) .......................................................................................................... 256
30. INSTRUCTION SET .................................................................................................................................... 257
31. ELECTRICAL CHARACTERISTICS .......................................................................................................... 261
31.1 Absolute Maximum Ratings ................................................................................................................ 261
31.2 D.C. Electrical Characteristics ............................................................................................................ 261
31.3 A.C. Electrical Characteristics ............................................................................................................ 263
31.4 Analog Electrical Characteristics ........................................................................................................ 266
31.5 ESD Characteristics ............................................................................................................................ 267
31.6 EFT Characteristics ............................................................................................................................ 267
31.7 Flash DC Electrical Characteristics .................................................................................................... 268
32. PACKAGE DIMENSIONS ........................................................................................................................... 269
32.1 20-pin TSSOP – 4.4 X 6.5 mm ........................................................................................................... 269
32.2 20-pin SOP - 300 mil .......................................................................................................................... 270
32.3 20-pin QFN 3.0 X 3.0 mm for N76E003AQ20 .................................................................................... 271
32.4 20-pin QFN 3.0 X 3.0 mm for N76E003BQ20 .................................................................................... 272
32.5 20-pin QFN 3.0 X 3.0 mm for N76E003CQ20 .................................................................................... 274
33. DOCUMENT REVISION HISTORY ............................................................................................................ 275
Jul. 20, 2018
Page 4 of 276
Rev. 1.06
N76E003 Datasheet
1. GENERAL DESCRIPTION
The N76E003 is an embedded flash type, 8-bit high performance 1T 8051-based microcontroller. The
instruction set is fully compatible with the standard 80C51 and performance enhanced.
The N76E003 contains a up to 18K Bytes of main Flash called APROM, in which the contents of User
Code resides. The N76E003 Flash supports In-Application-Programming (IAP) function, which
enables on-chip firmware updates. IAP also makes it possible to configure any block of User Code
array to be used as non-volatile data storage, which is written by IAP and read by IAP or MOVC
instruction. There is an additional Flash called LDROM, in which the Boot Code normally resides for
carrying out In-System-Programming (ISP). The LDROM size is configurable with a maximum of 4K
Bytes. To facilitate programming and verification, the Flash allows to be programmed and read
electronically by parallel Writer or In-Circuit-Programming (ICP). Once the code is confirmed, user can
lock the code for security.
The N76E003 provides rich peripherals including 256 Bytes of SRAM, 768 Bytes of auxiliary RAM
(XRAM), Up to 18 general purpose I/O, two 16-bit Timers/Counters 0/1, one 16-bit Timer2 with threechannel input capture module, one Watchdog Timer (WDT), one Self Wake-up Timer (WKT), one 16bit auto-reload Timer3 for general purpose or baud rate generator, two UARTs with frame error
2
detection and automatic address recognition, one SPI, one I C, five enhanced PWM output channels,
eight-channel shared pin interrupt for all I/O, and one 12-bit ADC. The peripherals are equipped with
18 sources with 4-level-priority interrupts capability.
The N76E003 is equipped with three clock sources and supports switching on-the-fly via software. The
three clock sources include external clock input, 10 kHz internal oscillator, and one 16 MHz internal
precise oscillator that is factory trimmed to ±1% at room temperature. The N76E003 provides
additional power monitoring detection such as power-on reset and 4-level brown-out detection, which
stabilizes the power-on/off sequence for a high reliability system design.
The N76E003 microcontroller operation consumes a very low power with two economic power modes
to reduce power consumption － Idle and Power-down mode, which are software selectable. Idle
mode turns off the CPU clock but allows continuing peripheral operation. Power-down mode stops the
whole system clock for minimum power consumption. The system clock of the N76E003 can also be
slowed down by software clock divider, which allows for a flexibility between execution performance
and power consumption.
With high performance CPU core and rich well-designed peripherals, the N76E003 benefits to meet a
general purpose, home appliances, or motor control system accomplishment.
Jul. 20, 2018
Page 5 of 276
Rev. 1.06
N76E003 Datasheet
2. FEATURES
CPU:
– Fully static design 8-bit high performance 1T 8051-based CMOS microcontroller.
– Instruction set fully compatible with MCS-51.
– 4-priority-level interrupts capability.
– Dual Data Pointers (DPTRs).
Operating:
– Wide supply voltage from 2.4V to 5.5V.
– Wide operating frequency up to 16 MHz.
– Industrial temperature grade: -40℃ to +105℃.
Memory:
– Up to 18K Bytes of APROM for User Code.
– Configurable 4K/3K/2K/1K/0K Bytes of LDROM, which provides flexibility to user developed
Boot Code.
– Flash Memory accumulated with pages of 128 Bytes each.
– Built-in In-Application-Programmable (IAP).
– Code lock for security.
– 256 Bytes on-chip RAM.
– Additional 768 Bytes on-chip auxiliary RAM (XRAM) accessed by MOVX instruction.
Clock sources:
– 16 MHz high-speed internal oscillator trimmed to ±1% when VDD 5.0V, ±2% in all conditions.
– 10 kHz low-speed internal oscillator.
– External clock input.
– On-the-fly clock source switch via software.
– Programmable system clock divider up to 1/512.
Peripherals:
– Up to 17 general purpose I/O pins and one input-only pin. All output pins have individual 2-level
slew rate control.
– Standard interrupt pins ̅̅̅̅̅̅̅ and ̅̅̅̅̅̅̅.
– Two 16-bit Timers/Counters 0 and 1 compatible with standard 8051.
Jul. 20, 2018
Page 6 of 276
Rev. 1.06
N76E003 Datasheet
– One 16-bit Timer 2 with three-channel input capture module and 9 input pin can be selected.
– One 16-bit auto-reload Timer 3, which can be the baud rate clock source of UARTs.
– One 16-bit PWM counter interrupt for timer.
– One programmable Watchdog Timer (WDT) clocked by dedicated 10 kHz internal source.
– One dedicated Self Wake-up Timer (WKT) for self-timed wake-up for power reduced modes.
– Two full-duplex UART ports with frame error detection and automatic address recognition. TXD
and RXD pins of UART0 exchangeable via software.
– One SPI port with master and slave modes, up to 8 Mbps when system clock is 16 MHz.
2
– One I C bus with master and slave modes, up to 400 kbps data rate.
– Three pairs, six channels of pulse width modulator (PWM) output, 10 output pins can be
selected., up to 16-bit resolution, with different modes and Fault Brake function for motor
control.
– Eight channels of pin interrupt, shared for all I/O ports, with variable configuration of edge/level
detection.
– One 12-bit ADC, up to 500 ksps converting rate, hardware triggered and conversion result
compare facilitating motor control.
Power management:
– Two power reduced modes: Idle and Power-down mode.
Power monitor:
– Brown-out detection (BOD) with low power mode available, 4-level selection, interrupt or reset
options.
– Power-on reset (POR).
Strong ESD and EFT immunity.
Development Tools:
– Nuvoton On-Chip-Debugger (OCD) with KEIL
TM
development environment.
– Nuvoton In-Circuit-Programmer (ICP).
– Nuvoton In-System-Programming (ISP) via UART.
Jul. 20, 2018
Page 7 of 276
Rev. 1.06
N76E003 Datasheet
Part numbers and packages:
Part Number
APROM
LDROM
Package
N76E003AT20
18K Bytes shared with LDROM
Up to 4K Bytes
TSSOP 20
N76E003AS20
18K Bytes shared with LDROM
Up to 4K Bytes
SOP 20
N76E003AQ20
18K Bytes shared with LDROM
Up to 4K Bytes
QFN 20*
N76E003BQ20
18K Bytes shared with LDROM
Up to 4K Bytes
QFN 20*
N76E003CQ20
18K Bytes shared with LDROM
Up to 4K Bytes
QFN 20*
*The QFN20 package demission between N76E003AQ20 , N76E003BQ20 & N76E003CQ20 is
different. For detail please reference Chapter32. Package Dimensions.
Jul. 20, 2018
Page 8 of 276
Rev. 1.06
N76E003 Datasheet
3. BLOCK DIAGRAM
Figure 3.1 shows the N76E003 functional block diagram and gives the outline of the device. User can
find all the peripheral functions of the device in the diagram.
Power-on Reset
and Brown-out
Detection
VDD
GND
RST
1T High
Performance
8051 Core
[1]
Max. 18K Bytes
APROM Flash
Timer 0/1
Max. 4K Bytes
LDROM Flash
Timer 2
with
Input Capture
T0 (P0.5)
T1 (P0.0)
9
IC0~IC7
(P1.5, P1[2:0], P0.0, P0.1, P0[5:3])
Timer 3
768 Bytes
XRAM
(Auxiliary RAM)
P0[7:0]
P1[7:0]
P20
P30
8
Self Wake-up
Timer
8-bit Internal Bus
256 Bytes
Internal RAM
P0
Serial Ports
(UARTs)
TXD (P0.6 or P0.7)
RXD (P0.7 or P0.6)
TXD_1 (P1.6)
RXD_1 (P0.2)
I2C
SDA (P1.4 or P1.6)
SCL (P1.3 or P0.2)
8
P1
1
SPI
10
[1]
P2
PWM
1
MOSI (P0.0)
MISO (P0.1)
SS (P1.5)
SPCLK (P1.0)
PWM0~PWM5
(P1.5, P1.4, P1.2, P1.1, P1.0, P0.0,
P0.1, P0[3:5])
FB (P1.4)
[2]
P3
INT0 (P3.0)
INT1 (P1.7)
External Interrupt
Pin Interrupt
8
Any Port
Watchdog Timer
8
12-bit ADC
AIN0~7 (P1.7, P3.0, P0[7:3], P0.1)
STADC (P1.3 or P0.4)
System Clock
Power
Managment
XIN
[2]
Clock Divider
16 MHz/10 kHz
Internal RC
Oscillator
[1] P2.0 is shared with RST.
[2] P3.0 is shared with XIN.
Figure 3.1. Functional Block Diagram
Jul. 20, 2018
Page 9 of 276
Rev. 1.06
N76E003 Datasheet
4. PIN CONFIGURATION
PWM2/IC6/T0/AIN4/P0.5
1
20
P0.4/AIN5/STADC/PWM3/IC3
TXD/AIN3/P0.6
2
19
P0.3/PWM5/IC5/AIN6
RXD/AIN2/P0.7
3
18
P0.2/ICPCK/OCDCK/RXD_1/[SCL]
RST/P2.0
4
17
P0.1/PWM4/IC4/MISO
INT0/OSCIN/AIN1/P3.0
5
16
P0.0/PWM3/IC3/MOSI/T1
N76E003AT20
INT1/AIN0/P1.7
6
15
P1.0/PWM2/IC2/SPCLK
GND
7
14
P1.1/PWM1/IC1/AIN7/CLO
[SDA]/TXD_1/ICPDA/OCDDA/P1.6
8
13
P1.2/PWM0/IC0
VDD
9
12
P1.3/SCL/[STADC]
10
11
P1.4/SDA/FB/PWM1
PWM5/IC7/SS/P1.5
1. [ ] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the
function).
Figure 4.1. Pin Assignment of TSSOP-20 Package
Jul. 20, 2018
Page 10 of 276
Rev. 1.06
N76E003 Datasheet
PWM2/IC6/T0/AIN4/P0.5
1
20
P0.4/AIN5/STADC/PWM3/IC3
TXD/AIN3/P0.6
2
19
P0.3/PWM5/IC5/AIN6
RXD/AIN2/P0.7
3
18
P0.2/ICPCK/OCDCK/RXD_1/[SCL]
RST/P2.0
4
17
P0.1/PWM4/IC4/MISO
INT0/OSCIN/AIN1/P3.0
5
16
P0.0/PWM3/IC3/MOSI/T1
N76E003AS20
INT1/AIN0/P1.7
6
15
P1.0/PWM2/IC2/SPCLK
GND
7
14
P1.1/PWM1/IC1/AIN7/CLO
[SDA]/TXD_1/ICPDA/OCDDA/P1.6
8
13
P1.2/PWM0/IC0
VDD
9
12
P1.3/SCL/[STADC]
10
11
P1.4/SDA/FB/PWM1
PWM5/IC7/SS/P1.5
1. [ ] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the
function).
Figure 4.2. Pin Assignment of SOP-20 Package
Jul. 20, 2018
Page 11 of 276
Rev. 1.06
P1.3/SCL/[STADC]
P0.0/PWM3/IC3/MOSI/T1
P0.1/PWM4/IC4/MISO
P0.2/ICPCK/OCDCK/RXD_1/[SCL]
P0.3/PWM5/IC5/AIN6
N76E003 Datasheet
15 14 13 12 11
AIN5/STADC/PWM3/IC3/P0.4
16
10
P1.4/SDA/FB/PWM1
INT0/OSCIN/AIN1/P3.0
17
9
P1.2/PWM0/IC0
RST/P2.0
18
8
P1.1/PWM1/IC1/AIN7/CLO
TXD/AIN3/P0.6
19
7
P1.0/PWM2/IC2/SPCLK
PWM2/IC6/T0/AIN4/P0.5
20
6
P1.5/PWM5/IC7/SS
1
2
3
4
5
RXD/AIN2/P0.7
INT1/AIN0/P1.7
GND
[SDA]/TXD_1/ICPDA/OCDDA/P1.6
VDD
N76E003AQ20
1. [ ] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a
duplication of the function).
Figure 4.3. Pin Assignment of QFN-20 Package for N76E003AQ20
Jul. 20, 2018
Page 12 of 276
Rev. 1.06
P1.1/PWM1/IC1/AIN7/CLO
P1.0/PWM2/IC2/SPCLK
P0.0/PWM3/IC3/MOSI/T1
P0.1/PWM4/IC4/MISO
P0.2/ICPCK/OCDCK/RXD_1/[SCL]
N76E003 Datasheet
15 14 13 12 11
PWM5/IC5/AIN6/P0.3
16
10
P1.2/PWM0/IC0
AIN5/STADC/PWM3/IC3/P0.4
17
9
P1.3/SCL/[STADC]
PWM2/IC6/T0/AIN4/P0.5
18
8
P1.4/SDA/FB/PWM1
TXD/AIN3/P0.6
19
7
P1.5/PWM5/IC7/SS
RXD/AIN2/P0.7
20
6
VDD
2
3
4
5
INT1/AIN0/P1.7
GND
[SDA]/TXD_1/ICPDA/OCDDA/P1.6
RST/P2.0
1
INT0/OSCIN/AIN1/P3.0
N76E003BQ20
1. [ ] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a
duplication of the function).
Figure 4.4. Pin Assignment of QFN-20 Package for N76E003BQ20
Jul. 20, 2018
Page 13 of 276
Rev. 1.06
P1.1/PWM1/IC1/AIN7/CLO
P1.0/PWM2/IC2/SPCLK
P0.0/PWM3/IC3/MOSI/T1
P0.1/PWM4/IC4/MISO
P0.2/ICPCK/OCDCK/RXD_1/[SCL]
N76E003 Datasheet
15 14 13 12 11
PWM5/IC5/AIN6/P0.3
16
10
P1.2/PWM0/IC0
AIN5/STADC/PWM3/IC3/P0.4
17
9
P1.3/SCL/[STADC]
PWM2/IC6/T0/AIN4/P0.5
18
8
P1.4/SDA/FB/PWM1
TXD/AIN3/P0.6
19
7
P1.5/PWM5/IC7/SS
RXD/AIN2/P0.7
20
6
VDD
2
3
4
5
INT1/AIN0/P1.7
GND
[SDA]/TXD_1/ICPDA/OCDDA/P1.6
RST/P2.0
1
INT0/OSCIN/AIN1/P3.0
N76E003CQ20
1. [ ] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a
duplication of the function).
Figure 4.5. Pin Assignment of QFN-20 Package for N76E003CQ20
Jul. 20, 2018
Page 14 of 276
Rev. 1.06
N76E003 Datasheet
Pin Number
N76E003AT2
N76E003BQ2
0
N76E003AQ2
0
N76E003AS2
0 N76E003CQ2
0
0
Multi-Function Description[1]
Symbol
9
5
6
VDD
7
3
4
GND
16
12
13
P0.0/PWM3/IC3/MOSI/T
1
17
13
14
P0.1/PWM4/IC4/MISO
18
14
15
P0.2/ICPCK/OCDCK/
RXD_1/[SCL]
POWER SUPPLY: Supply voltage VDD for
operation.
GROUND: Ground potential.
P0.0: Port 0 bit 0.
PWM3: PWM output channel 3.
MOSI: SPI master output/slave input.
IC3: Input capture channel 3.
T1: External count input to Timer/Counter 1
or its toggle output.
P0.1: Port 0 bit 1.
PWM4: PWM output channel 4.
IC4: Input capture channel 4.
MISO: SPI master input/slave output.
P0.2: Port 0 bit 2.
ICPCK: ICP clock input.
OCDCK: OCD clock input.
RXD_1: Serial port 1 receive input.
2
19
15
16
P0.3/PWM5/IC5/AIN6
20
16
17
P0.4/AIN5/STADC/
PWM3/IC3
1
20
18
P0.5/PWM2/IC6/T0/AIN4
2
19
19
P0.6/TXD/AIN3
3
1
20
P0.7/RXD/AIN2
15
7
12
P1.0/PWM2/IC2/SPCLK
14
8
11
P1.1/PWM1/IC1/AIN7/
CLO
13
9
10
P1.2/PWM0/IC0
Jul. 20, 2018
[SCL] [3]: I C clock.
P0.3: Port 0 bit 3.
PWM5: PWM output channel
IC5: Input capture channel 5.
AIN6: ADC input channel 6.
P0.4: Port 0 bit 4.
AIN5: ADC input channel 5.
STADC: External start ADC trigger
PWM3: PWM output channel 3.
IC3: Input capture channel 3.
P0.5: Port 0 bit 5.
PWM2: PWM output channel 2.
IC6: Input capture channel 6.
T0: External count input to Timer/Counter 0
or its toggle output.
P0.6: Port 0 bit 6.
TXD[2]: Serial port 0 transmit data output.
AIN3: ADC input channel 3.
P0.7: Port 0 bit 7.
RXD: Serial port 0 receive input.
AIN2: ADC input channel 2.
P1.0: Port 1 bit 0.
PWM2: PWM output channel 2.
IC2: Input capture channel 2.
SPCLK: SPI clock.
P1.1: Port 1 bit 1
PWM1: PWM output channel 1.
IC1: Input capture channel 1.
AIN7: ADC input channel 7.
CLO: System clock output.
P1.2: Port 1 bit 2.
PWM0: PWM output channel 0.
Page 15 of 276
Rev. 1.06
N76E003 Datasheet
Pin Number
N76E003AT2
N76E003BQ2
0
N76E003AQ2
0
N76E003AS2
0 N76E003CQ2
0
0
Multi-Function Description[1]
Symbol
IC0: Input capture channel 0.
P1.3: Port 1 bit 3.
12
11
9
P1.3/SCL/[STADC]
11
10
8
P1.4/SDA/FB/PWM1
10
6
7
P1.5/PWM5/IC7/̅̅̅̅
8
4
5
P1.6/ICPDA/OCDDA/
TXD_1/[SDA]
2
SCL: I C clock.
[STADC] [4]: External start ADC trigger
P1.4: Port 1 bit 4.
2
SDA: I C data.
FB: Fault Brake input.
PWM1: PWM output channel 1.
P1.5: Port 1 bit 5.
PWM5: PWM output channel 5.
IC7: Input capture channel 7.
̅̅̅̅: SPI slave select input.
P1.6: Port 1 bit 6.
ICPDA: ICP data input or output.
OCDAT: OCD data input or output.
TXD_1: Serial port 1 transmit data output.
2
[SDA] [3]: I C data.
P1.7: Port 1 bit 7.
̅̅̅̅̅̅̅: External interrupt 1 input.
̅̅̅̅̅̅̅
6
2
3
P1.7/
/AIN0
AIN0: ADC input channel 0.
P2.0: Port 2 bit 0 input pin available when
RPD (CONFIG0.2) is programmed as 0.
̅̅̅̅̅̅: ̅̅̅̅̅̅ pin is a Schmitt trigger input pin
for hardware device reset. A low on this pin
4
18
1
P2.0/̅̅̅̅̅̅
resets the device. ̅̅̅̅̅̅ pin has an internal
pull-up resistor allowing power-on reset by
simply connecting an external capacitor to
GND.
P3.0: Port 3 bit 0 available when the internal
oscillator is used as the system clock.
̅̅̅̅̅̅̅: External interrupt 0 input.
5
17
12
P3.0/̅̅̅̅̅̅̅/OSCIN/AIN1
XIN: If the ECLK mode is enabled, XIN is the
external clock input pin.
AIN1: ADC input channel 1.
[1] All I/O pins can be configured as a interrupt pin. This feature is not listed in multi-function description. See
Section 16. “Pin Interrupt”.
[2] TXD and RXD pins of UART0 are software exchangeable by UART0PX (AUXR1.2).
[3] [I2C] alternate function remapping option. I2C pins is software switched by I2CPX (I2CON.0).
[4] [STADC] alternate function remapping option. STADC pin is software switched by STADCPX(ADCCON1.6).
[5] PIOx register decides which pins are PWM or GPIO.
Jul. 20, 2018
Page 16 of 276
Rev. 1.06
N76E003 Datasheet
5. MEMORY ORGANIZATION
A standard 80C51 based microcontroller divides the memory into two different sections, Program
Memory and Data Memory. The Program Memory is used to store the instruction codes, whereas the
Data Memory is used to store data or variations during the program execution.
The Data Memory occupies a separate address space from Program Memory. In N76E003, there are
256 Bytes of internal scratch-pad RAM. For many applications those need more internal RAM, the
N76E003 provides another on-chip 768 Bytes of RAM, which is called XRAM, accessed by MOVX
instruction.
The whole embedded flash, functioning as Program Memory, is divided into three blocks: Application
ROM (APROM) normally for User Code, Loader ROM (LDROM) normally for Boot Code, and CONFIG
bytes for hardware initialization. Actually, APROM and LDROM function in the same way but have
different size. Each block is accumulated page by page and the page size is 128 Bytes. The flash
control unit supports Erase, Program, and Read modes. The external writer tools though specific I/O
pins, In-Application-Programming (IAP), or In-System-Programming (ISP) can both perform these
modes.
5.1 Program Memory
The Program Memory stores the program codes to execute as shown in Figure 5.1. After any reset,
the CPU begins execution from location 0000H.
To service the interrupts, the interrupt service locations (called interrupt vectors) should be located in
the Program Memory. Each interrupt is assigned with a fixed location in the Program Memory. The
interrupt causes the CPU to jump to that location with where it commences execution of the interrupt
service routine (ISR). External Interrupt 0, for example, is assigned to location 0003H. If External
Interrupt 0 is going to be used, its service routine should begin at location 0003H. If the interrupt is not
going to be used, its service location is available as general purpose Program Memory.
The interrupt service locations are spaced at an interval of eight Bytes: 0003H for External Interrupt 0,
000BH for Timer 0, 0013H for External Interrupt 1, 001BH for Timer 1, etc. If an interrupt service
routine is short enough (as is often the case in control applications), it can reside entirely within the 8Byte interval. However longer service routines should use a JMP instruction to skip over subsequent
interrupt locations if other interrupts are in use.
The N76E003 provides two internal Program Memory blocks APROM and LDROM. Although they
both behave the same as the standard 8051 Program Memory, they play different rules according to
Jul. 20, 2018
Page 17 of 276
Rev. 1.06
N76E003 Datasheet
their ROM size. The APROM on N76E003 can be up to 18K Bytes. User Code is normally put inside.
CPU fetches instructions here for execution. The MOVC instruction can also read this region.
The other individual Program Memory block is called LDROM. The normal function of LDROM is to
store the Boot Code for ISP. It can update APROM space and CONFIG bytes. The code in APROM
can also re-program LDROM. For ISP details and configuration bit setting related with APROM and
LDROM, see Section 21.4 “In-System-Programming (ISP)” on page 225. Note that APROM and
LDROM are hardware individual blocks, consequently if CPU re-boots from LDROM, CPU will
automatically re-vector Program Counter 0000H to the LDROM start address. Therefore, CPU
accounts the LDROM as an independent Program Memory and all interrupt vectors are independent
from APROM.
CONFIG1
7
-
Bit
2:0
6
-
5
-
4
-
3
-
2
1
0
LDSIZE[2:0]
R/W
Factory default value: 1111 1111b
Name
Description
LDSIZE[2:0]
LDROM size select
This field selects the size of LDROM.
111 = No LDROM. APROM is 18K Bytes.
110 = LDROM is 1K Bytes. APROM is 17K Bytes.
101 = LDROM is 2K Bytes. APROM is 16K Bytes.
100 = LDROM is 3K Bytes. APROM is 15K Bytes.
0xx = LDROM is 4K Bytes. APROM is 14K Bytes.
37FFH/
3BFFH/
3FFFH/
43FFH/
47FFH[1]
APROM
0FFFH/
0BFFH/
07FFH/
03FFH/
0000H[1]
LDROM
0000H
0000H
BS = 0
BS = 1
[1] The logic boundary addresses of APROM and LDROM are defined
by CONFIG1[2:0].
Figure 5.1. N76E003 Program Memory Map
Jul. 20, 2018
Page 18 of 276
Rev. 1.06
N76E003 Datasheet
5.2 Data Memory
Figure 5.2 shows the internal Data Memory spaces available on N76E003. Internal Data Memory
occupies a separate address space from Program Memory. The internal Data Memory can be divided
into three blocks. They are the lower 128 Bytes of RAM, the upper 128 Bytes of RAM, and the 128
Bytes of SFR space. Internal Data Memory addresses are always 8-bit wide, which implies an address
space of only 256 Bytes. Direct addressing higher than 7FH will access the special function registers
(SFRs) space and indirect addressing higher than 7FH will access the upper 128 Bytes of RAM.
Although the SFR space and the upper 128 Bytes of RAM share the same logic address, 80H through
FFH, actually they are physically separate entities. Direct addressing to distinguish with the higher 128
Bytes of RAM can only access these SFRs. Sixteen addresses in SFR space are either byteaddressable or bit-addressable. The bit-addressable SFRs are those whose addresses end in 0H or
8H.
The lower 128 Bytes of internal RAM are present in all 80C51 devices. The lowest 32 Bytes as
general purpose registers are grouped into 4 banks of 8 registers. Program instructions call these
registers as R0 to R7. Two bits RS0 and RS1 in the Program Status Word (PSW[3:4]) select which
Register Bank is used. It benefits more efficiency of code space, since register instructions are shorter
than instructions that use direct addressing. The next 16 Bytes above the general purpose registers
(byte-address 20H through 2FH) form a block of bit-addressable memory space (bit-address 00H
through 7FH). The 80C51 instruction set includes a wide selection of single-bit instructions, and the
128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are
00H through 7FH.
Either direct or indirect addressing can access the lower 128 Bytes space. But the upper 128 Bytes
can only be accessed by indirect addressing.
Another application implemented with the whole block of internal 256 Bytes RAM is used for the stack.
This area is selected by the Stack Pointer (SP), which stores the address of the top of the stack.
Whenever a JMP, CALL or interrupt is invoked, the return address is placed on the stack. There is no
restriction as to where the stack can begin in the RAM. By default however, the Stack Pointer contains
07H at reset. User can then change this to any value desired. The SP will point to the last used value.
Therefore, the SP will be incremented and then address saved onto the stack. Conversely, while
popping from the stack the contents will be read first, and then the SP is decreased.
Jul. 20, 2018
Page 19 of 276
Rev. 1.06
N76E003 Datasheet
FFH
80H
7FH
00H
Upper 128 Bytes
SFR
internal RAM
(direct addressing)
(indirect addressing)
02FFH
Lower 128 Bytes
internal RAM
(direct or indirect
addressing)
768 Bytes XRAM
(MOVX addressing)
0000H
Figure 5.2. Data Memory Map
FFH FFH
Indirect Accessing RAM
80H
7FH
Direct or Indirect Accessing RAM
30H
2FH
2EH
2DH
2CH
2BH
2AH
29H
28H
27H
26H
25H
24H
23H
22H
21H
20H
1FH
18H
17H
General Purpose
Registers
10H
0FH
08H
07H
7F
77
6F
67
5F
57
4F
47
3F
37
2F
27
1F
17
0F
07
7E
76
6E
66
5E
56
4E
46
3E
36
2E
26
1E
16
0E
06
7D
75
6D
65
5D
55
4D
45
3D
35
2D
25
1D
15
0D
05
7C
74
6C
64
5C
54
4C
44
3C
34
2C
24
1C
14
0C
04
7B
73
6B
63
5B
53
4B
43
3B
33
2B
23
1B
13
0B
03
7A
72
6A
62
5A
52
4A
42
3A
32
2A
22
1A
12
0A
02
79
71
69
61
59
51
49
41
39
31
29
21
19
11
09
01
78
70
68
60
58
50
48
40
38
30
28
20
18
10
08
00
Bit-addressable
Register Bank 3
Register Bank 2
General Purpose Registers
Register Bank 1
Register Bank 0
00H
00H
Figure 5.3. Internal 256 Bytes RAM Addressing
Jul. 20, 2018
Page 20 of 276
Rev. 1.06
N76E003 Datasheet
5.3 On-Chip XRAM
The N76E003 provides additional on-chip 768 bytes auxiliary RAM called XRAM to enlarge the RAM
space. It occupies the address space from 00H through 2FFH. The 768 bytes of XRAM are indirectly
accessed by move external instruction MOVX @DPTR or MOVX @Ri. (See the demo code below.)
Note that the stack pointer cannot be located in any part of XRAM.
XRAM demo code:
MOV
MOV
MOVX
MOV
MOVX
MOV
MOV
MOVX
MOV
MOVX
R0,#23H
A,#5AH
@R0,A
R1,#23H
A,@R1
DPTR,#0023H
A,#5BH
@DPTR,A
DPTR,#0023H
A,@DPTR
;write #5AH to XRAM with address @23H
;read from XRAM with address @23H
;write #5BH to XRAM with address @0023H
;read from XRAM with address @0023H
5.4 Non-Volatile Data Storage
By applying IAP, any page of APROM or LDROM can be used as non-volatile data storage. For IAP
details, please see Section 21. “In-Application-Programming (IAP)” on page 219.
Jul. 20, 2018
Page 21 of 276
Rev. 1.06
N76E003 Datasheet
6. SPECIAL FUNCTION REGISTER (SFR)
The N76E003 uses Special Function Registers (SFRs) to control and monitor peripherals and their
modes. The SFRs reside in the register locations 80 to FFH and are accessed by direct addressing
only. SFRs those end their addresses as 0H or 8H are bit-addressable. It is very useful in cases where
user would like to modify a particular bit directly without changing other bits via bit-field instructions. All
other SFRs are byte-addressable only. The N76E003 contains all the SFRs presenting in the standard
8051. However some additional SFRs are built in. Therefore, some of unused bytes in the original
8051 have been given new functions. The SFRs are listed below.
To accommodate more than 128 SFRs in the 0x80 to 0Xff address space, SFR paging has been
implemented. By default, all SFR accesses target SFR page 0. During device initialization, some
SFRs located on SFR page 1 may need to be accessed. The register SFRS is used to switch SFR
addressing page. Note that this register has TA write protection. Most of SFRs are available on both
SFR page 0 and 1.
SFRS – SFR Page Selection (TA protected)
7
6
5
4
Address: 91H
Bit
0
3
-
Name
Description
SFRPAGE
SFR page select
0 = Instructions access SFR page 0.
1 = Instructions access SFR page 1.
2
-
1
0
SFRPAGE
R/W
Reset value: 0000 0000b
Switch SFR page demo code:
MOV
MOV
ORL
TA,#0AAH
TA,#55H
SFRS,#01H
;switch to SFR page 1
MOV
MOV
ANL
TA,#0AAH
TA,#55H
SFRS,#0FEH
;switch to SFR page 0
Jul. 20, 2018
Page 22 of 276
Rev. 1.06
N76E003 Datasheet
Table 6-1. SFR Memory Map
SFR
Page
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Addr
0/8
1/9
2/A
3/B
4/C
5/D
6/E
7/F
F8
SCON_1
PDTEN
PDTCNT
PMEN
PMD
PORDIS
SPDR
-
EIP1
AINDIDS
PIF
C2L
C2H
EIPH1
EIPH
EIP
-
F0
B
CAPCON3
CAPCON4
SPCR
SPCR2
SPSR
E8
ADCCON0
PICON
PINEN
PIPEN
E0
ACC
ADCCON1
ADCCON2
ADCDLY
C0L
C0H
C1L
C1H
D8
PWMCON0
PWMPL
PWM0L
PWM1L
PWM2L
PWM3L
PIOCON0
PWMCON1
D0
PSW
PWMPH
PWM0H
PWM1H
PWM2H
PWM3H
PNP
FBD
C8
T2CON
T2MOD
RCMP2L
RCMP2H
ADCMPH
I2CON
I2ADDR
ADCRL
ADCRH
TH2
PWM5L
RL3
PWM5H
ADCMPL
C0
TL2
PWM4L
T3CON
PWM4H
RH3
PIOCON1
TA
B8
IP
SADEN
SADEN_1
SADDR_1
I2DAT
I2STAT
I2CLK
I2TOC
B0
P3
P0M1
P0S
P0M2
P0SR
P1M1
P1S
P2S
-
IPH
PWMINTC
A8
IE
SADDR
WDCON
BODCON1
P1M2
P1SR
P3M1
P3S
P3M2
P3SR
IAPFD
IAPCN
A0
P2
-
AUXR1
BODCON0
IAPTRG
IAPUEN
IAPAL
IAPAH
98
SCON
SBUF
SBUF_1
EIE
EIE1
-
-
CHPCON
90
P1
SFRS
CAPCON0
CAPCON1
CAPCON2
CKDIV
CKSWT
CKEN
88
TCON
TMOD
TL0
TL1
TH0
TH1
CKCON
WKCON
80
P0
SP
DPL
DPH
RCTRIM0
RCTRIM1
RWK
PCON
-
Unoccupied addresses in the SFR space marked in “-“ are reserved for future use. Accessing
these areas will have an indeterminate effect and should be avoided.
Jul. 20, 2018
Page 23 of 276
Rev. 1.06
N76E003 Datasheet
Table 6-2. SFR Definitions and Reset Values
Symbol
EIPH1
EIP1
PMD
PMEN
PDTCNT
PDTEN
[4]
[4]
SCON_1
Definition
Address
/(Page)
Extensive interrupt
priority high 1
FFH/(0)
Extensive interrupt
priority 1
FEH/(0)
PWM mask data
FCH
PWM mask enable
FBH
PWM dead-time counter
FAH
PWM dead-time enable
F9H
Serial port 1 control
F8H
SPDR
SPSR
SPCR
SPCR2
CAPCON4
CAPCON3
Extensive interrupt
priority high
ADC channel digital
input disable
SPI data
SPI status
SPI control
SPI control 2
Input capture control 4
Input capture control 3
B
B register
EIPH
AINDIDS
EIP
C2H
C2L
PIF
PIPEN
PINEN
PICON
ADCCON0
C1H
C1L
C0H
C0L
ADCDLY
ADCCON2
ADCCON1
ACC
PWMCON1
PIOCON0
PWM3L
PWM2L
PWM1L
PWM0L
PWMPL
PWMCON0
FBD
PNP
PWM3H
PWM2H
PWM1H
PWM0H
PWMPH
PSW
ADCMPH
ADCMPL
PWM5L
TH2
PWM4L
Extensive interrupt
priority
Input capture 2 high byte
Input capture 2 low byte
Pin interrupt flag
Pin interrupt high
level/rising edge enable
Pin interrupt low
level/falling edge enable
Pin interrupt control
F7H
F6H
F5H(0)
F4H
F3H(0)
F3H(1)
F2H
F1H
F0H
MSB
LSB
[1]
-
-
-
-
-
PWKTH
PT3H
PSH_1
0000 0000b
-
-
-
-
-
PWKT
PT3
PS_1
0000 0000b
-
-
PMD5
PMEN5
PMD4
PMEN4
PMD3
PMEN3
PMD2
PMEN2
PMD1
PMEN1
PMD0
PMEN0
0000 0000b
0000 0000b
0000 0000b
(FF)
SM0_1/
FE_1
-
-
PDTCNT.8
-
(FE)
SM1_1
(FD)
SM2_1
(FC)
REN_1
(FB)
TB8_1
(FA)
RB8_1
(F9)
TI_1
(F8)
RI_1
0000 0000b
PT2H
PSPIH
PFBH
PWDTH
PPWMH
PCAPH
PPIH
PI2CH
0000 0000b
P11DIDS
P03DIDS
SPIF
SSOE
CAP13
(F7)
B.7
WCOL
SPIEN
CAP12
(F6)
B.6
SPIOVF
LSBFE
CAP11
(F5)
B.5
PT2
PSPI
PFB
PDTCNT[7:0]
PDT45EN PDT23EN PDT01EN 0 0 0 0 0 0 0 0 b
P04DIDS P05DIDS P06DIDS P07DIDS P30DIDS P17DIDS 0 0 0 0 0 0 0 0 b
EFH
EEH
EDH
ECH
PIF7
PIF6
PIF5
EBH
PIPEN7
PIPEN6
PIPEN5
EAH
E9H
PINEN7
PIT67
(EF)
ADCF
PINEN6
PIT45
(EE)
ADCS
SPDR[7:0]
MODF DISMODF
MSTR
CPOL
CAP23
CAP10
CAP03
(F4)
(F3)
B.4
B.3
PWDT
PPWM
C2H[7:0]
C2L[7:0]
PIF4
PIF3
PIPEN4
PIPEN3
TXBUF
CPHA
CAP22
CAP02
(F2)
B.2
PCAP
-
-
SPR[1:0]
SPIS[1:0]
CAP21
CAP20
CAP01
CAP00
(F1)
(F0)
B.1
B.0
PPI
PI2C
PIF2
PIF1
PIF0
PIPEN2
PIPEN1
PIPEN0
PINEN5 PINEN4 PINEN3 PINEN2 PINEN1 PINEN0
PIT3
PIT2
PIT1
PIT0
PIPS[1:0]
(ED)
(EC)
(EB)
(EA)
(E9)
(E8)
ADC control 0
E8H
ETGSEL1 ETGSEL0 ADCHS3 ADCHS2 ADCHS1 ADCHS0
Input capture 1 high byte E7H
C1H[7:0]
Input capture 1 low byte
E6H
C1L[7:0]
Input capture 0 high byte E5H
C0H[7:0]
Input capture 0 low byte
E4H
C0L[7:0]
ADC trigger delay
E3H
ADCDLY[7:0]
ADC control 2
E2H
ADFBEN ADCMPOP ADCMPEN ADCMPO
ADCDLY.8
ADC control 1
E1H
STADCPX
ETGTYP[1:0]
ADCEX
ADCEN
(E7)
(E6)
(E5)
(E4)
(E3)
(E2)
(E1)
(E0)
Accumulator
E0H
ACC.7
ACC.6
ACC.5
ACC.4
ACC.3
ACC.2
ACC.1
ACC.0
PWM control 1
DFH
PWMMOD[1:0]
GP
PWMTYP FBINEN
PWMDIV[2:0]
PWM I/O switch 0
DEH
PIO05
PIO04
PIO03
PIO02
PIO01
PIO00
PWM3 duty low byte
DDH
PWM3[7:0]
PWM2 duty low byte
DCH
PWM2[7:0]
PWM1 duty low byte
DBH
PWM1[7:0]
PWM0 duty low byte
DAH
PWM0[7:0]
PWM period low byte
D9H
PWMP[7:0]
(DF)
(DE)
(DD)
(DC)
(DB)
(DA)
(D9)
(D8)
PWM control 0
D8H PWMRUN
LOAD
PWMF CLRPWM
Brake data
D7H
FBF
FBINLS
FBD5
FBD4
FBD3
FBD2
FBD1
FBD0
PWM negative polarity
D6H
PNP5
PNP4
PNP3
PNP2
PNP1
PNP0
PWM3 duty high byte
D5H
PWM3[15:8]
PWM2 duty high byte
D4H
PWM2[15:8]
PWM1 duty high byte
D3H
PWM1[15:8]
PWM0 duty high byte
D2H
PWM0[15:8]
PWM period high byte
D1H
PWMP[15:8]
(D7)
(D6)
(D5)
(D4)
(D3)
(D2)
(D1)
(D0)
Program status word
D0H
CY
AC
F0
RS1
RS0
OV
P
ADC compare high byte
CFH
ADCMP[11:4]
ADC compare low byte
CEH
ADCMP[3:0]
PWM5 duty low byte
CDH(1)
PWM5[7:0]
Timer 2 high byte
CDH(0)
TH2[7:0]
PWM4 duty low byte
CCH(1)
PWM4[7:0]
Jul. 20, 2018
[2]
Reset Value
Page 24 of 276
0000
0000
0000
0000
0000
0000
0000b
0000b
0000b
0000b
0000b
0000b
0000 0000b
0000 0000b
0000 0000b
0000 0000b
0000 0000b
0000 0000b
0000 0000b
0000 0000b
0000 0000b
0000
0000
0000
0000
0000
0000
0000
0000b
0000b
0000b
0000b
0000b
0000b
0000b
0000 0000b
0000
0000
0000
0000
0000
0000
0000
0000b
0000b
0000b
0000b
0000b
0000b
0000b
0000 0000b
0000
0000
0000
0000
0000
0000
0000
0000b
0000b
0000b
0000b
0000b
0000b
0000b
0000 0000b
0000
0000
0000
0000
0000
0000b
0000b
0000b
0000b
0000b
Rev. 1.06
N76E003 Datasheet
Table 6-2. SFR Definitions and Reset Values
Symbol
Definition
TL2
Address
/(Page)
CCH(0)
T2MOD
Timer 2 low byte
Timer 2 compare high
byte
Timer 2 compare low
byte
Timer 2 mode
T2CON
Timer 2 control
TA
PIOCON1
RH3
PWM5H
RL3
PWM4H
T3CON
ADCRH
ADCRL
I2ADDR
Timed access protection
PWM I/O switch 1
Timer 3 reload high byte
PWM5 duty high byte
Timer 3 reload low byte
PWM4 duty high byte
Timer 3 control
ADC result high byte
ADC result low byte
2
I C own slave address
I2CON
I C control
I2TOC
I2CLK
I2STAT
I2DAT
SADDR_1
SADEN_1
SADEN
I C time-out counter
2
I C clock
2
I C status
2
I C data
Slave 1 address
Slave 1 address mask
Slave 0 address mask
BFH
BEH
BDH
BCH
BBH
BAH
B9H
IP
Interrupt priority
B8H
PWMINTC
IPH
P1SR
P1M2
P1S
P1M1
P0SR
P0M2
P0S
P0M1
PWM Interrupt Control
Interrupt priority high
P20 Setting and
Timer0/1 Output Enable
P1 slew rate
P1 mode select 2
P1 Schmitt trigger input
P1 mode select 1
P0 slew rate
P0 mode select 2
P0 Schmitt trigger input
P0 mode select 1
P3
Port 3
IAPCN
IAPFD
P3SR
P3M2
P3S
P3M1
IAP control
IAP flash data
P3 slew rate
P3 mode select 2
P3 Schmitt trigger input
P3 mode select 1
RCMP2H
RCMP2L
2
2
P2S
[4]
BODCON1
[4]
WDCON
MSB
LSB
CBH
CAH(0)
C9H
C8H
C7H
C6H(1)
C6H(0)
C5H(1)
C5H(0)
C4H(1)
C4H(0)
C3H
C2H
C1H
C0H
B7H(1)
B7H(0)
TL2[7:0]
0000 0000b
0000 0000b
RCMP2L[7:0]
LDEN
(CF)
TF2
T2DIV[2:0]
(CD)
-
CAPCR
(CE)
(CC)
(CB)
TA[7:0]
PIO15
PIO13
RH3[7:0]
PWM5[15:8]
RL3[7:0]
PWM4[15:8]
BRCK
TF3
TR3
SMOD_1 SMOD0_1
ADCR[11:4]
I2ADDR[7:1]
(C7)
(C6)
(C4)
(C4)
(C3)
I2CEN
STA
STO
SI
I2CLK[7:0]
I2STAT[7:3]
I2DAT[7:0]
SADDR_1[7:0]
SADEN_1[7:0]
SADEN[7:0]
(BF)
(BE)
(BD)
(BC)
(BB)
PADC
PBOD
PS
PT1
INTTYP1 INTTYP0
PADCH
PBODH
PSH
PT1H
0000 0000b
CMPCR
(CA)
TR2
PIO12
LDTS[1:0]
0000 0000b
(C8)
(C9)
̅̅̅̅̅̅ 0 0 0 0 0 0 0 0 b
PIO11
-
T3PS[2:0]
ADCR[3:0]
(C2)
AA
I2TOCEN
(C1)
DIV
GC
(C0)
I2CPX
I2TOF
0
0
0
(BA)
PX1
INTSEL2
PX1H
(B9)
PT0
INTSEL1
PT0H
P20UP
-
-
-
T1OE
T0OE
-
P2S.0
B4H/(1)
B4H/(0)
B3H/(1)
B3H/(0)
B2H/(1)
B2H/(0)
B1H/(1)
B1H/(0)
P1SR.7
P1M2.7
P1S.7
P1M1.7
P0SR.7
P0M2.7
P0S.7
P0M1.7
P1SR.6
P1M2.6
P1S.6
P1M1.6
P0SR.6
P0M2.6
P0S.6
P0M1.6
P1SR.5
P1M2.5
P1S.5
P1M1.5
P0SR.5
P0M2.5
P0S.5
P0M1.5
P1SR.4
P1M2.4
P1S.4
P1M1.4
P0SR.4
P0M2.4
P0S.4
P0M1.4
P1SR.3
P1M2.3
P1S.3
P1M1.3
P0SR.3
P0M2.3
P0S.3
P0M1.3
P1SR.2
P1M2.2
P1S.2
P1M1.2
P0SR.2
P0M2.2
P0S.2
P0M1.2
P1SR.1
P1M2.1
P1S.1
P1M1.1
P0SR.1
P0M2.1
P0S.1
P0M1.1
P1SR.0
P1M2.0
P1S.0
P1M1.0
P0SR.0
P0M2.0
P0S.0
P0M1.0
B0H
(B7)
0
(B6)
0
(B5)
0
(B4)
0
(B3)
0
FOEN
FCEN
IAPFD[7:0]
-
-
-
-
Brown-out detection
control 1
ABH
-
-
-
-
-
Watchdog Timer control
AAH
WDTR
WDCLR
WDTF
WIDPD
WDTRF
Page 25 of 276
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000b
0000b
0000b
0000b
0000b
0000b
0000b
0000b
0000b
0000b
0000 0000b
0000
0000
1111
0000
0000
0000
0000
0000b
1001b
1000b
0000b
0000b
0000b
0000b
(B8)
0000 0000b
PX0
INTSEL0 0 0 0 0 0 0 0 0 b
PX0H 0 0 0 0 0 0 0 0 b
B5H
IAPA[17:16]
[2]
Reset Value
RCMP2H[7:0]
AFH
AEH
ADH/(1)
ADH/(0)
ACH/(1)
ACH/(0)
Jul. 20, 2018
[1]
0000 0000b
0000 0000b
0000 0000b
0000 0000b
1111 1111b
0000 0000b
0000 0000b
0000 0000b
1111 1111b
Output latch,
0000 0001b
(B2)
(B1)
(B0)
Input,
0
0
P3.0
[3]
0000 000Xb
FCTRL[3:0]
0011 0000b
0000 0000b
P3SR.0 0 0 0 0 0 0 0 0 b
P3M2.0 0 0 0 0 0 0 0 0 b
P3S.0 0 0 0 0 0 0 0 0 b
P3M1.0 0 0 0 0 0 0 0 1 b
POR,
0000 0001b
LPBOD[1:0]
BODFLT
Others,
0000 0UUUb
POR,
0000 0111b
WDT,
WDPS[2:0]
0000 1UUUb
Others,
0 0 00 U U U U b
Rev. 1.06
N76E003 Datasheet
Table 6-2. SFR Definitions and Reset Values
SADDR
Slave 0 address
Address
/(Page)
A9H
IE
Interrupt enable
A8H
IAPAH
IAPAL
[4]
IAPUEN
[4]
IAPTRG
IAP address high byte
IAP address low byte
IAP update enable
IAP trigger
A7H
A6H
A5H
A4H
BODCON0
Brown-out detection
control 0
A3H
BODEN
AUXR1
Auxiliary register 1
A2H
SWRF
RSTPINF
HardF
-
GF2
UART0PX
0
DPS
P2
Port 2
A0H
(A7)
0
(A6)
0
(A5)
0
(A4)
0
(A3)
0
(A2)
0
(A1)
0
(A0)
P2.0
Chip control
9FH
SWRST
IAPFF
-
-
-
-
9CH
-
-
-
-
-
EWKT
ET3
ES_1
0000 0000b
9BH
ET2
ESPI
EFB
EWDT
EPWM
ECAP
EPI
EI2C
0000 0000b
Symbol
Definition
[4]
CHPCON
[4]
SBUF_1
SBUF
Extensive interrupt
enable 1
Extensive interrupt
enable
Serial port 1 data buffer
Serial port 0 data buffer
SCON
Serial port 0 control
98H
Clock enable
97H
Clock switch
96H
EIE1
EIE
CKEN
[4]
CKSWT
CKDIV
[4]
MSB
LSB
(AF)
EA
(AE)
EADC
-
[5]
(AD)
EBOD
-
-
-
BOV[1:0]
9AH
99H
(9F)
SM0/FE
SADDR[7:0]
(AC)
(AB)
ES
ET1
IAPA[15:8]
IAPA[7:0]
-
(9E)
SM1
(9D)
SM2
[5]
[6]
BOF
SBUF_1[7:0]
SBUF[7:0]
(9C)
(9B)
REN
TB8
EXTEN[1:0]
HIRCEN
-
-
-
-
HIRCST
-
ECLKST
ENF1
ENF0
(A9)
ET0
CFUEN
-
BORST
[5]
BORF
BS
(9A)
RB8
(99)
TI
-
-
-
ENF2
CAPCON1
Input capture control 1
93H
-
-
CAPCON0
Input capture control 0
92H
-
CAPEN2
CAPEN1
CAPEN0
-
CAPF2
CAPF1
SFR page selection
91H
-
-
-
-
-
-
-
Port 1
90H
(97)
P1.7
(96)
P1.6
(95)
P1.5
(94)
P1.4
(93)
P1.3
(92)
P1.2
(91)
P1.1
WKTF
WKTR
8FH
-
-
-
CKCON
TH1
TH0
TL1
TL0
TMOD
8EH
8DH
8CH
8BH
8AH
89H
-
PWMCKS
-
TCON
Timer 0 and 1control
88H
GATE
(8F)
TF1
̅
(8E)
TR1
M1
(8D)
TF0
PCON
Power control
87H
SMOD
SMOD0
-
RCTRIM1
RCTRIM0
Self Wake-up Timer
reload byte
Internal RC trim value
low byte
Internal RC trim value
Jul. 20, 2018
84H
-
-
-
0000 0000b
0000 0000b
CAPF0
-
-
WKPS[2:0]
0000 0000b
-
CLOEN
-
̅
(8A)
IT1
M1
(89)
IE0
M0
(88)
IT0
POF
GF0
PD
IDL
-
0000
0000
0000
0000
0000
0000
0000b
0000b
0000b
0000b
0000b
0000b
0000 0000b
POR,
0001 0000b
Others,
000U 0000b
0000 0000b
-
HIRCTRIM[8:1]
Page 26 of 276
0000 0000b
SFRPSEL 0 0 0 0 0 0 0 0 b
Output latch,
1111 1111b
(90)
Input,
P1.0
[3]
XXXX XXXXb
RWK[7:0]
-
0000 0000b
CAP0LS[1:0]
-
CAP1LS[1:0]
GF1
0000 0000b
0000 0000b
0000 0000b
0000 0000b
POR,
CCCC XC0Xb
BOD,
UUUU XU1Xb
Others,
UUUU XUUXb
POR,
0000 0000b
Software,
1U00 0000b
̅̅̅̅̅̅ pin,
U100 0000b
Others,
UUU0 0000b
Output latch,
0000 000Xb
Input,
[3]
0000 000Xb
Software,
0000 00U0b
Others,
0000 00C0b
CKSWTF 0 0 1 1 0 0 0 0 b
0011 0000b
0000 0000b
T1M
T0M
TH1[7:0]
TH0[7:0]
TL1[7:0]
TL0[7:0]
M0
GATE
(8C)
(8B)
TR0
IE1
86H
85H
(98)
RI
CKDIV[7:0]
Self Wake-up Timer
control
Clock control
Timer 1 high byte
Timer 0 high byte
Timer 1 low byte
Timer 0 low byte
Timer 0 and 1 mode
RWK
IAPEN
OSC[1:0]
94H
WKCON
[7]
0000 0000b
0000 0000b
0000 0000b
95H
P1
APUEN
IAPGO
BOS
[5]
Input capture control 2
[4]
(A8)
EX0
LDUEN
-
Clock divider
SFRS
[2]
Reset Value
0000 0000b
(AA)
EX1
CAPCON2
CAP2LS[1:0]
[1]
-
-
HIRCTRIM[0]
0000 0000b
0000 0000b
Rev. 1.06
N76E003 Datasheet
Table 6-2. SFR Definitions and Reset Values
Symbol
Definition
Address
/(Page)
DPH
DPL
SP
high byte
Data pointer high byte
Data pointer low byte
Stack pointer
83H
82H
81H
P0
Port 0
80H
MSB
LSB
[1]
DPTR[15:8]
DPTR[7:0]
SP[7:0]
(87)
P0.7
(86)
P0.6
(85)
P0.5
(84)
P0.4
(83)
P0.3
(82)
P0.2
(81)
P0.1
(80)
P0.0
[2]
Reset Value
0000 0000b
0000 0000b
0000 0111b
Output latch,
1111 1111b
Input,
[3]
XXXX XXXXb
[1] ( ) item means the bit address in bit-addressable SFRs.
[2] Reset value symbol description. 0: logic 0; 1: logic 1; U: unchanged; C: see [5]; X: see [3], [6], and [7].
[3] All I/O pins are default input-only mode (floating) after reset. Reading back P2.0 is always 0 if RPD
(CONFIG0.2) remains un-programmed 1. After reset OCDDA and OCDCK pin will keep quasi mode with pull
high resister 600 LIRC clock before change to input mode.
[4] These SFRs have TA protected writing.
[5] These SFRs have bits those are initialized according to CONFIG values after specified resets.
[6] BOF reset value depends on different setting of CONFIG2 and V DD voltage level. Please check Table 24-1.
[7] BOS is a read-only flag decided by VDD level while brown-out detection is enabled.
Bits marked in “-“ are reserved for future use. They must be kept in their own initial states.
Accessing these bits may cause an unpredictable effect.
6.1 ALL SFR DESCRIPTION
Following list all SFR description. For each SFR define also list in function IP chapter.
P0 – Port 0 (Bit-addressable)
7
6
5
P0.7
P0.6
P0.5
R/W
R/W
R/W
Address: 80H
Bit
7:0
Name
P0[7:0]
SP – Stack Pointer
7
6
4
P0.4
R/W
3
P0.3
R/W
2
P0.2
R/W
1
0
P0.1
P0.0
R/W
R/W
Reset value: 1111 1111b
Description
Port 0
Port 0 is an maximum 8-bit general purpose I/O port.
5
4
3
2
1
0
SP[7:0]
R/W
Address: 81H
Bit
7:0
Jul. 20, 2018
Reset value: 0000 0111b
Name
SP[7:0]
Description
Stack pointer
The Stack Pointer stores the scratch-pad RAM address where the stack begins. It
is incremented before data is stored during PUSH or CALL instructions. Note that
the default value of SP is 07H. This causes the stack to begin at location 08H.
Page 27 of 276
Rev. 1.06
N76E003 Datasheet
DPL – Data Pointer Low Byte
7
6
5
4
3
2
1
0
DPL[7:0]
R/W
Address: 82H
Bit
7:0
Reset value: 0000 0000b
Name
Description
DPL[7:0]
Data pointer low byte
This is the low byte of 16-bit data pointer. DPL combined with DPH serve as a 16bit data pointer DPTR to access indirect addressed RAM or Program Memory.
DPS (AUXR1.0) bit decides which data pointer, DPTR or DPTR1, is activated.
DPH – Data Pointer High Byte
7
6
5
4
3
2
1
0
DPH[7:0]
R/W
Address: 83H
Bit
7:0
Reset value: 0000 0000b
Name
Description
DPH[7:0]
Data pointer high byte
This is the high byte of 16-bit data pointer. DPH combined with DPL serve as a
16-bit data pointer DPTR to access indirect addressed RAM or Program Memory.
DPS (AUXR1.0) bit decides which data pointer, DPTR or DPTR1, is activated.
RWK – Self Wake-up Timer Reload Byte
7
6
5
4
3
2
1
0
RWK[7:0]
R/W
Address: 86H
Reset value: 0000 0000b
Bit
Name
7:0
RWK[7:0]
PCON – Power Control
7
6
SMOD
SMOD0
R/W
R/W
Address: 87H
Bit
Name
7
Jul. 20, 2018
SMOD
Description
WKT reload byte
It holds the 8-bit reload value of WKT. Note that RWK should not be FFH if the
pre-scale is 1/1 for implement limitation.
5
-
4
3
2
1
0
POF
GF1
GF0
PD
IDL
R/W
R/W
R/W
R/W
R/W
Reset value: see Table 6-2. SFR Definitions and Reset Values
Description
Serial port 0 double baud rate enable
Setting this bit doubles the serial port baud rate when UART0 is in Mode 2 or
when Timer 1 overflow is used as the baud rate source of UART0 Mode 1 or 3.
See Table 13-1. Serial Port 0 Mode Description for details.
Page 28 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
Description
Serial port 0 framing error flag access enable
0 = SCON.7 accesses to SM0 bit.
1 = SCON.7 accesses to FE bit.
6
SMOD0
4
POF
Power-on reset flag
This bit will be set as 1 after a power-on reset. It indicates a cold reset, a power-on
reset complete. This bit remains its value after any other resets. This flag is
recommended to be cleared via software.
3
GF1
General purpose flag 1
The general purpose flag that can be set or cleared by user via software.
2
GF0
General purpose flag 0
The general purpose flag that can be set or cleared by user via software.
1
PD
Power-down mode
Setting this bit puts CPU into Power-down mode. Under this mode, both CPU and
peripheral clocks stop and Program Counter (PC) suspends. It provides the lowest
power consumption. After CPU is woken up from Power-down, this bit will be
automatically cleared via hardware and the program continue executing the
interrupt service routine (ISR) of the very interrupt source that woke the system up
before. After return from the ISR, the device continues execution at the instruction,
which follows the instruction that put the system into Power-down mode.
Note that If IDL bit and PD bit are set simultaneously, CPU will enter Power-down
mode. Then it does not go to Idle mode after exiting Power-down.
0
IDL
Idle mode
Setting this bit puts CPU into Idle mode. Under this mode, the CPU clock stops
and Program Counter (PC) suspends but all peripherals keep activated. After
CPU is woken up from Idle, this bit will be automatically cleared via hardware and
the program continue executing the ISR of the very interrupt source that woke the
system up before. After return from the ISR, the device continues execution at the
instruction which follows the instruction that put the system into Idle mode.
TCON – Timer 0 and 1 Control (Bit-addressable)
7
6
5
4
TF1
TR1
TF0
TR0
R/W
R/W
R/W
Name
Description
R/W
3
IE1
R (level)
R/W (edge)
Address: 88H
Bit
2
IT1
R/W
1
0
IE0
IT0
R (level)
R/W
R/W (edge)
Reset value: 0000 0000b
7
TF1
Timer 1 overflow flag
This bit is set when Timer 1 overflows. It is automatically cleared by hardware
when the program executes the Timer 1 interrupt service routine. This bit can be
set or cleared by software.
6
TR1
Timer 1 run control
0 = Timer 1 Disabled. Clearing this bit will halt Timer 1 and the current count will
be preserved in TH1 and TL1.
1 = Timer 1 Enabled.
5
TF0
Timer 0 overflow flag
This bit is set when Timer 0 overflows. It is automatically cleared via hardware
when the program executes the Timer 0 interrupt service routine. This bit can be
set or cleared by software.
Jul. 20, 2018
Page 29 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
Description
4
TR0
Timer 0 run control
0 = Timer 0 Disabled. Clearing this bit will halt Timer 0 and the current count will
be preserved in TH0 and TL0.
1 = Timer 0 Enabled.
3
IE1
External interrupt 1 edge flag
If IT1 = 1 (falling edge trigger), this flag will be set by hardware when a falling edge
is detected. It remain set until cleared via software or cleared by hardware in the
beginning of its interrupt service routine.
If IT1 = 0 (low level trigger), this flag follows the inverse of the ̅̅̅̅̅̅̅ input signal’s
logic level. Software cannot control it.
2
IT1
External interrupt 1 type select
This bit selects by which type that ̅̅̅̅̅̅̅ is triggered.
0 = ̅̅̅̅̅̅̅ is low level triggered.
1 = ̅̅̅̅̅̅̅ is falling edge triggered.
1
IE0
External interrupt 0 edge flag
If IT0 = 1 (falling edge trigger), this flag will be set by hardware when a falling edge
is detected. It remain set until cleared via software or cleared by hardware in the
beginning of its interrupt service routine.
If IT0 = 0 (low level trigger), this flag follows the inverse of the ̅̅̅̅̅̅̅ input signal’s
logic level. Software cannot control it.
0
IT0
External interrupt 0 type select
This bit selects by which type that ̅̅̅̅̅̅̅ is triggered.
0 = ̅̅̅̅̅̅̅ is low level triggered.
1 = ̅̅̅̅̅̅̅ is falling edge triggered.
TMOD – Timer 0 and 1 Mode
7
6
̅
GATE
R/W
Address: 89H
Bit
R/W
Name
7
GATE
6
̅
5
M1
4
M0
3
GATE
Jul. 20, 2018
5
M1
4
M0
3
GATE
2
̅
R/W
R/W
R/W
R/W
1
M1
0
M0
R/W
R/W
Reset value: 0000 0000b
Description
Timer 1 gate control
0 = Timer 1 will clock when TR1 is 1 regardless of ̅̅̅̅̅̅̅ logic level.
1 = Timer 1 will clock only when TR1 is 1 and ̅̅̅̅̅̅̅ is logic 1.
Timer 1 Counter/Timer select
0 = Timer 1 is incremented by internal system clock.
1 = Timer 1 is incremented by the falling edge of the external pin T1.
Timer 1 mode select
M1
M0
Timer 1 Mode
0
0
Mode 0: 13-bit Timer/Counter
0
1
Mode 1: 16-bit Timer/Counter
1
0
Mode 2: 8-bit Timer/Counter with auto-reload from TH1
1
1
Mode 3: Timer 1 halted
Timer 0 gate control
0 = Timer 0 will clock when TR0 is 1 regardless of ̅̅̅̅̅̅̅ logic level.
1 = Timer 0 will clock only when TR0 is 1 and ̅̅̅̅̅̅̅ is logic 1.
Page 30 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
2
̅
1
M1
0
M0
TL0 – Timer 0 Low Byte
7
6
Description
Timer 0 Counter/Timer select
0 = Timer 0 is incremented by internal system clock.
1 = Timer 0 is incremented by the falling edge of the external pin T0.
Timer 0 mode select
M1
M0
Timer 0 Mode
0
0
Mode 0: 13-bit Timer/Counter
0
1
Mode 1: 16-bit Timer/Counter
1
0
Mode 2: 8-bit Timer/Counter with auto-reload from TH0
1
1
Mode 3: TL0 as a 8-bit Timer/Counter and TH0 as a 8-bit
Timer
5
4
3
2
1
0
TL0[7:0]
R/W
Address: 8AH
Bit
7:0
Reset value: 0000 0000b
Name
TL0[7:0]
TL1 – Timer 1 Low Byte
7
6
Description
Timer 0 low byte
The TL0 register is the low byte of the 16-bit counting register of Timer 0.
5
4
3
2
1
0
TL1[7:0]
R/W
Address: 8BH
Bit
7:0
Reset value: 0000 0000b
Name
TL1[7:0]
TH0 – Timer 0 High Byte
7
6
Description
Timer 1 low byte
The TL1 register is the low byte of the 16-bit counting register of Timer 1.
5
4
3
2
1
0
TH0[7:0]
R/W
Address: 8CH
Bit
7:0
Jul. 20, 2018
Reset value: 0000 0000b
Name
Description
TH0[7:0]
Timer 0 high byte
The TH0 register is the high byte of the 16-bit counting register of Timer 0.
Page 31 of 276
Rev. 1.06
N76E003 Datasheet
TH1 – Timer 1 High Byte
7
6
5
4
3
2
1
0
TH1[7:0]
R/W
Address: 8DH
Bit
7:0
Reset value: 0000 0000b
Name
Description
TH1[7:0]
Timer 1 high byte
The TH1 register is the high byte of the 16-bit counting register of Timer 1.
CKCON – Clock Control
7
6
PWMCKS
R/W
Address: 8EH
Bit
5
-
4
T1M
R/W
3
T0M
R/W
2
-
1
0
CLOEN
R/W
Reset value: 0000 0000b
Name
Description
6
PWMCKS
PWM clock source select
0 = The clock source of PWM is the system clock FSYS.
1 = The clock source of PWM is the overflow of Timer 1.
4
T1M
Timer 1 clock mode select
0 = The clock source of Timer 1 is the system clock divided by 12. It maintains
standard 8051 compatibility.
1 = The clock source of Timer 1 is direct the system clock.
3
T0M
Timer 0 clock mode select
0 = The clock source of Timer 0 is the system clock divided by 12. It maintains
standard 8051 compatibility.
1 = The clock source of Timer 0 is direct the system clock.
1
CLOEN
System clock output enable
0 = System clock output Disabled.
1 = System clock output Enabled from CLO pin (P1.1).
WKCON – Self Wake-up Timer Control
7
6
5
Address: 8FH
4
WKTF
R/W
3
WKTR
R/W
2
1
0
WKPS[2:0]
R/W
Reset value: 0000 0000b
Bit
Name
4
WKTF
WKT overflow flag
This bit is set when WKT overflows. If the WKT interrupt and the global interrupt
are enabled, setting this bit will make CPU execute WKT interrupt service
routine. This bit is not automatically cleared via hardware and should be cleared
via software.
3
WKTR
WKT run control
0 = WKT is halted.
1 = WKT starts running.
Note that the reload register RWK can only be written when WKT is halted
(WKTR bit is 0). If WKT is written while WKTR is 1, result is unpredictable.
Jul. 20, 2018
Description
Page 32 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
2:0
WKPS[2:0]
Description
WKT pre-scalar
These bits determine the pre-scale of WKT clock.
000 = 1/1.
001 = 1/4.
010 = 1/16.
011 = 1/64.
100 = 1/256.
101 = 1/512.
110 = 1/1024.
111 = 1/2048.
P1 – Port 1 (Bit-addressable)
7
6
5
P1.7
P1.6
P1.5
R/W
R/W
R/W
Address: 90H
Bit
Name
7:0
P1[7:0]
4
P1.4
R/W
0
3
-
Name
Description
SFRPAGE
SFR page select
0 = Instructions access SFR page 0.
1 = Instructions access SFR page 1.
4
CAPEN0
R/W
3
-
Name
Description
6
CAPEN2
Input capture 2 enable
0 = Input capture channel 2 Disabled.
1 = Input capture channel 2 Enabled.
5
CAPEN1
Input capture 1 enable
0 = Input capture channel 1 Disabled.
1 = Input capture channel 1 Enabled.
4
CAPEN0
Input capture 0 enable
0 = Input capture channel 0 Disabled.
1 = Input capture channel 0 Enabled.
Jul. 20, 2018
1
0
P1.1
P1.0
R/W
R/W
Reset value: 1111 1111b
Port 1
Port 1 is an maximum 8-bit general purpose I/O port.
CAPCON0 – Input Capture Control 0
7
6
5
CAPEN2
CAPEN1
R/W
R/W
Address: 92H
Bit
2
P1.2
R/W
Description
SFRS – SFR Page Selection (TA protected)
7
6
5
4
Address: 91H
Bit
3
P1.3
R/W
Page 33 of 276
2
-
1
0
SFRPAGE
R/W
Reset value: 0000 0000b
2
CAPF2
R/W
1
0
CAPF1
CAPF0
R/W
R/W
Reset value: 0000 0000b
Rev. 1.06
N76E003 Datasheet
Bit
Name
Description
2
CAPF2
Input capture 2 flag
This bit is set by hardware if the determined edge of input capture 2 occurs. This
bit should cleared by software.
1
CAPF1
Input capture 1 flag
This bit is set by hardware if the determined edge of input capture 1 occurs. This
bit should cleared by software.
0
CAPF0
Input capture 0 flag
This bit is set by hardware if the determined edge of input capture 0 occurs. This
bit should cleared by software.
CAPCON1 – Input Capture Control 1
7
6
5
4
CAP2LS[1:0]
R/W
Address: 93H
Bit
Name
3
2
CAP1LS[1:0]
R/W
Description
5:4
CAP2LS[1:0]
Input capture 2 level select
00 = Falling edge.
01 = Rising edge.
10 = Either Rising or falling edge.
11 = Reserved.
3:2
CAP1LS[1:0]
Input capture 1 level select
00 = Falling edge.
01 = Rising edge.
10 = Either Rising or falling edge.
11 = Reserved.
1:0
CAP0LS[1:0]
Input capture 0 level select
00 = Falling edge.
01 = Rising edge.
10 = Either Rising or falling edge.
11 = Reserved.
CAPCON2 – Input Capture Control 2
7
6
5
ENF2
ENF1
R/W
R/W
Address: 94H
Bit
Name
4
ENF0
R/W
3
-
2
-
1
0
Reset value: 0000 0000b
Description
6
ENF2
Enable noise filer on input capture 2
0 = Noise filter on input capture channel 2 Disabled.
1 = Noise filter on input capture channel 2 Enabled.
5
ENF1
Enable noise filer on input capture 1
0 = Noise filter on input capture channel 1 Disabled.
1 = Noise filter on input capture channel 1 Enabled.
4
ENF0
Enable noise filer on input capture 0
0 = Noise filter on input capture channel 0 Disabled.
1 = Noise filter on input capture channel 0 Enabled.
Jul. 20, 2018
1
0
CAP0LS[1:0]
R/W
Reset value: 0000 0000b
Page 34 of 276
Rev. 1.06
N76E003 Datasheet
CKDIV – Clock Divider
7
6
5
4
3
2
1
0
CKDIV[7:0]
R/W
Address: 95H
Bit
Reset value: 0000 0000b
Name
7:0
CKDIV[7:0]
Description
Clock divider
The system clock frequency FSYS follows the equation below according to
CKDIV value.
FSYS = FOSC
, while CKDIV = 00H, and
FOSC
FSYS =
2 × CKDIV , while CKDIV = 01H to FFH.
CKSWT – Clock Switch (TA protected)
7
6
5
HIRCST
R
Address: 96H
Bit
Name
4
LIRCST
R
3
ECLKST
R
2
1
0
OSC[1:0]
W
Reset value: 0011 0000b
Description
7
-
Reserved
6
-
Reserved
5
HIRCST
-
-
3
ECLKST
External clock input status
0 = External clock input is not stable or disabled.
1 = External clock input is enabled and stable.
2:1
OSC[1:0]
Oscillator selection bits
This field selects the system clock source.
00 = Internal 16 MHz oscillator.
01 = External clock source according to EXTEN[1:0] (CKEN[7:6]) setting.
10 = Internal 10 kHz oscillator.
11 = Reserved.
Note that this field is write only. The read back value of this field may not
correspond to the present system clock source.
Jul. 20, 2018
High-speed internal oscillator 16 MHz status
0 = High-speed internal oscillator is not stable or disabled.
1 = High-speed internal oscillator is enabled and stable.
Reserved
Page 35 of 276
Rev. 1.06
N76E003 Datasheet
CKEN – Clock Enable (TA protected)
7
6
5
EXTEN[1:0]
HIRCEN
R/W
R/W
Address: 97H
Bit
4
-
3
-
2
-
1
0
CKSWTF
R
Reset value: 0011 0000b
Name
Description
7:6
EXTEN[1:0]
External clock source enable
11 = External clock input via XIN Enabled.
Others = external clock input is disable. P30 work as general purpose I/O.
5
HIRCEN
4:1
-
0
CKSWTF
High-speed internal oscillator 16 MHz enable
0 = The high-speed internal oscillator Disabled.
1 = The high-speed internal oscillator Enabled.
Note that once IAP is enabled by setting IAPEN (CHPCON.0), the high-speed
internal 16 MHz oscillator will be enabled automatically. The hardware will also
set HIRCEN and HIRCST bits. After IAPEN is cleared, HIRCEN and EHRCST
resume the original values.
Reserved
Clock switch fault flag
0 = The previous system clock source switch was successful.
1 = User tried to switch to an instable or disabled clock source at the previous
system clock source switch. If switching to an instable clock source, this bit
remains 1 until the clock source is stable and switching is successful.
SCON – Serial Port Control (Bit-addressable)
7
6
5
4
SM0/FE
SM1
SM2
REN
R/W
R/W
R/W
R/W
Address: 98H
Bit
Name
7
SM0/FE
6
SM1
3
TB8
R/W
2
RB8
R/W
1
0
TI
RI
R/W
R/W
Reset value: 0000 0000b
Description
Serial port mode select
SMOD0 (PCON.6) = 0:
See Table 13-1. Serial Port 0 Mode Description for details.
SMOD0 (PCON.6) = 1:
SM0/FE bit is used as frame error (FE) status flag. It is cleared by software.
0 = Frame error (FE) did not occur.
1 = Frame error (FE) occurred and detected.
Jul. 20, 2018
Page 36 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
5
SM2
Description
Multiprocessor communication mode enable
The function of this bit is dependent on the serial port 0 mode.
Mode 0:
This bit select the baud rate between FSYS/12 and FSYS/2.
0 = The clock runs at FSYS/12 baud rate. It maintains standard 8051
compatibility.
1 = The clock runs at FSYS/2 baud rate for faster serial communication.
Mode 1:
This bit checks valid stop bit.
0 = Reception is always valid no matter the logic level of stop bit.
1 = Reception is valid only when the received stop bit is logic 1 and the
received data matches “Given” or “Broadcast” address.
Mode 2 or 3:
For multiprocessor communication.
th
0 = Reception is always valid no matter the logic level of the 9 bit.
th
1 = Reception is valid only when the received 9 bit is logic 1 and the
received data matches “Given” or “Broadcast” address.
4
REN
Receiving enable
0 = Serial port 0 reception Disabled.
1 = Serial port 0 reception Enabled in Mode 1,2, or 3. In Mode 0, reception is
initiated by the condition REN = 1 and RI = 0.
3
TB8
9 transmitted bit
th
This bit defines the state of the 9 transmission bit in serial port 0 Mode 2 or 3. It
is not used in Mode 0 or 1.
2
RB8
9 received bit
th
The bit identifies the logic level of the 9 received bit in serial port 0 Mode 2 or 3.
In Mode 1, RB8 is the logic level of the received stop bit. SM2 bit as logic 1 has
restriction for exception. RB8 is not used in Mode 0.
1
TI
Transmission interrupt flag
This flag is set by hardware when a data frame has been transmitted by the serial
th
port 0 after the 8 bit in Mode 0 or the last data bit in other modes. When the
serial port 0 interrupt is enabled, setting this bit causes the CPU to execute the
serial port 0 interrupt service routine. This bit should be cleared manually via
software.
0
RI
Receiving interrupt flag
This flag is set via hardware when a data frame has been received by the serial
th
port 0 after the 8 bit in Mode 0 or after sampling the stop bit in Mode 1, 2, or 3.
SM2 bit as logic 1 has restriction for exception. When the serial port 0 interrupt is
enabled, setting this bit causes the CPU to execute to the serial port 0 interrupt
service routine. This bit should be cleared manually via software.
Jul. 20, 2018
th
th
Page 37 of 276
Rev. 1.06
N76E003 Datasheet
SBUF – Serial Port 0 Data Buffer
7
6
5
4
3
2
1
0
SBUF[7:0]
R/W
Address: 99H
Bit
7:0
Reset value: 0000 0000b
Name
Description
SBUF[7:0]
Serial port 0 data buffer
This byte actually consists two separate registers. One is the receiving resister,
and the other is the transmitting buffer. When data is moved to SBUF, it goes to
the transmitting buffer and is shifted for serial transmission. When data is moved
from SBUF, it comes from the receiving register.
The transmission is initiated through giving data to SBUF.
SBUF_1 – Serial Port 1 Data Buffer
7
6
5
4
3
SBUF_1[7:0]
R/W
2
Address: 9AH
Bit
7:0
0
Reset value: 0000 0000b
Name
Description
SBUF_1[7:0]
Serial port 1 data buffer
This byte actually consists two separate registers. One is the receiving resister,
and the other is the transmitting buffer. When data is moved to SBUF_1, it
goes to the transmitting buffer and is shifted for serial transmission. When data
is moved from SBUF_1, it comes from the receiving register.
The transmission is initiated through giving data to SBUF_1.
EIE – Extensive Interrupt Enable
7
6
5
ET2
ESPI
EFB
R/W
R/W
R/W
Address: 9BH
Bit
1
Name
4
EWDT
R/W
3
EPWM
R/W
2
ECAP
R/W
1
0
EPI
EI2C
R/W
R/W
Reset value: 0000 0000b
Description
7
ET2
Enable Timer 2 interrupt
0 = Timer 2 interrupt Disabled.
1 = Interrupt generated by TF2 (T2CON.7) Enabled.
6
ESPI
Enable SPI interrupt
0 = SPI interrupt Disabled.
1 = Interrupt generated by SPIF (SPSR.7), SPIOVF (SPSR.5), or MODF (SPSR.4)
Enable.
5
EFB
Enable Fault Brake interrupt
0 = Fault Brake interrupt Disabled.
1 = Interrupt generated by FBF (FBD.7) Enabled.
4
EWDT
Jul. 20, 2018
Enable WDT interrupt
0 = WDT interrupt Disabled.
1 = Interrupt generated by WDTF (WDCON.5) Enabled.
Page 38 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
Description
3
EPWM
Enable PWM interrupt
0 = PWM interrupt Disabled.
1 = Interrupt generated by PWMF (PWMCON0.5) Enabled.
2
ECAP
Enable input capture interrupt
0 = Input capture interrupt Disabled.
1 = Interrupt generated by any flags of CAPF[2:0] (CAPCON0[2:0]) Enabled.
1
EPI
0
EI2C
Enable pin interrupt
0 = Pin interrupt Disabled.
1 = Interrupt generated by any flags in PIF register Enabled.
2
Enable I C interrupt
2
0 = I C interrupt Disabled.
1 = Interrupt generated by SI (I2CON.3) or I2TOF (I2TOC.0) Enabled.
EIE1 – Extensive Interrupt Enable 1
7
6
5
Address: 9CH
Bit
Name
4
-
3
-
2
EWKT
R/W
1
0
ET3
ES_1
R/W
R/W
Reset value: 0000 0000b
Description
Enable WKT interrupt
0 = WKT interrupt Disabled.
1 = Interrupt generated by WKTF (WKCON.4) Enabled.
2
EWKT
1
ET3
Enable Timer 3 interrupt
0 = Timer 3 interrupt Disabled.
1 = Interrupt generated by TF3 (T3CON.4) Enabled.
0
ES_1
Enable serial port 1 interrupt
0 = Serial port 1 interrupt Disabled.
1 = Interrupt generated by TI_1 (SCON_1.1) or RI_1 (SCON_1.0) Enabled.
CHPCON – Chip Control (TA protected)
7
6
5
SWRST
IAPFF
W
R/W
Address: 9FH
Bit
Name
4
3
2
1
0
BS
IAPEN
R/W
R/W
Reset value: see Table 6-2. SFR Definitions and Reset Values
Description
6
IAPFF
IAP fault flag
The hardware will set this bit after IAPGO (ISPTRG.0) is set if any of the following
condition is met:
(1) The accessing address is oversize.
(2) IAPCN command is invalid.
(3) IAP erases or programs updating un-enabled block.
(4) IAP erasing or programming operates under VBOD while BOIAP (CONFIG2.5)
remains un-programmed 1 with BODEN (BODCON0.7) as 1 and BORST
(BODCON0.2) as 0.
This bit should be cleared via software.
0
IAPEN
IAP enable
Jul. 20, 2018
Page 39 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
Description
0 = IAP function Disabled.
1 = IAP function Enabled.
Once enabling IAP function, the HIRC will be turned on for timing control. To clear
IAPEN should always be the last instruction after IAP operation to stop internal
oscillator if reducing power consumption is concerned.
1
BS
0
IAPEN
Boot select
This bit defines from which block that MCU re-boots after all resets.
0 = MCU will re-boot from APROM after all resets.
1 = MCU will re-boot from LDROM after all resets.
IAP enable
0 = IAP function Disabled.
1 = IAP function Enabled.
Once enabling IAP function, the HIRC will be turned on for timing control. To clear
IAPEN should always be the last instruction after IAP operation to stop internal
oscillator if reducing power consumption is concerned.
P2 – Port 2 (Bit-addressable)
7
6
0
0
R
R
Address: A0H
Bit
Name
7:1
0
0
P2.0
5
0
R
Name
3
0
R
2
0
R
1
0
0
P2.0
R
R
Reset value: 0000 000Xb
Description
Reserved
The bits are always read as 0.
Port 2 bit 0
P2.0 is an input-only pin when RPD (CONFIG0.2) is programmed as 0. When
leaving RPD un-programmed, P2.0 is always read as 0.
AUXR1 – Auxiliary Register 1
7
6
5
SWRF
RSTPINF
HardF
R/W
R/W
R/W
Address: A2H
Bit
4
0
R
4
3
2
1
0
GF2
UART0PX
0
DPS
R/W
R/W
R
R/W
Reset value: see Table 6-2. SFR Definitions and Reset Values
Description
Software reset flag
When the MCU is reset via software reset, this bit will be set via hardware. It is
recommended that the flag be cleared via software.
7
SWRF
6
RSTPINF
External reset flag
When the MCU is reset by the external reset pin, this bit will be set via hardware.
It is recommended that the flag be cleared via software.
5
HardF
Hard Fault reset flag
Once Program Counter (PC) is over flash size, MCU will be reset and this bit will
be set via hardware. It is recommended that the flag be cleared via software.
Note: If MCU run in OCD debug mode and OCDEN = 0, hard fault reset will be
disabled and only HardF flag be asserted.
Jul. 20, 2018
Page 40 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
3
GF2
2
UART0PX
1
0
0
DPS
Description
General purpose flag 2
The general purpose flag that can be set or cleared by the user via software.
Serial port 0 pin exchange
0 = Assign RXD to P0.7 and TXD to P0.6 by default.
1 = Exchange RXD to P0.6 and TXD to P0.7.
Note that TXD and RXD will exchange immediately once setting or clearing this
bit. User should take care of not exchanging pins during transmission or
receiving. Or it may cause unpredictable situation and no warning alarms.
Reserved
This bit is always read as 0.
Data pointer select
0 = Data pointer 0 (DPTR) is active by default.
1 = Data pointer 1 (DPTR1) is active.
After DPS switches the activated data pointer, the previous inactivated data
pointer remains its original value unchanged.
BODCON0 – Brown-out Detection Control 0 (TA protected)
7
6
5
4
3
2
1
0
[1]
[1]
[2]
[1]
BODEN
BOV[1:0]
BOF
BORST
BORF
BOS
R/W
R/W
R/W
R/W
R/W
R
Address: A3H
Reset value: see Table 6-2. SFR Definitions and Reset Values
Bit
Name
Description
7
BODEN
Brown-out detection enable
0 = Brown-out detection circuit off.
1 = Brown-out detection circuit on.
Note that BOD output is not available until 2~3 LIRC clocks after enabling.
6:4
BOV[1:0]
Brown-out voltage select
11 = VBOD is 2.2V.
10 = VBOD is 2.7V.
01 = VBOD is 3.7V.
00 = VBOD is 4.4V.
3
BOF
Brown-out interrupt flag
This flag will be set as logic 1 via hardware after a VDD dropping below or rising
above VBOD event occurs. If both EBOD (EIE.2) and EA (IE.7) are set, a brown-out
interrupt requirement will be generated. This bit should be cleared via software.
2
BORST
Brown-out reset enable
This bit decides whether a brown-out reset is caused by a power drop below VBOD.
0 = Brown-out reset when VDD drops below VBOD Disabled.
1 = Brown-out reset when VDD drops below VBOD Enabled.
1
BORF
Brown-out reset flag
When the MCU is reset by brown-out event, this bit will be set via hardware. This
flag is recommended to be cleared via software.
0
BOS
Brown-out status
This bit indicates the VDD voltage level comparing with VBOD while BOD circuit is
enabled. It keeps 0 if BOD is not enabled.
0 = VDD voltage level is higher than VBOD or BOD is disabled.
1 = VDD voltage level is lower than VBOD.
Note that this bit is read-only.
Jul. 20, 2018
Page 41 of 276
Rev. 1.06
N76E003 Datasheet
[1] BODEN, BOV[1:0], and BORST are initialized by being directly loaded from CONFIG2 bit 7,
[6:4], and 2 after all resets.
[2] BOF reset value depends on different setting of CONFIG2 and V DD voltage level. Please check
Table 24-1.
IAPTRG – IAP Trigger (TA protected)
7
6
5
Address: A4H
Bit
Name
0
IAPGO
4
-
3
-
Name
1
0
IAPGO
W
Reset value: 0000 0000b
Description
IAP go
IAP begins by setting this bit as logic 1. After this instruction, the CPU holds the
Program Counter (PC) and the IAP hardware automation takes over to control
the progress. After IAP action completed, the Program Counter continues to run
the following instruction. The IAPGO bit will be automatically cleared and always
read as logic 0.
Before triggering an IAP action, interrupts (if enabled) should be temporary
disabled for hardware limitation.
IAPUEN – IAP Updating Enable (TA protected)
7
6
5
4
Address: A5H
Bit
2
-
3
-
2
CFUEN
R/W
1
0
LDUEN
APUEN
R/W
R/W
Reset value: 0000 0000b
Description
2
CFUEN
CONFIG bytes updated enable
0 = Inhibit erasing or programming CONFIG bytes by IAP.
1 = Allow erasing or programming CONFIG bytes by IAP.
1
LDUEN
LDROM updated enable
0 = Inhibit erasing or programming LDROM by IAP.
1 = Allow erasing or programming LDROM by IAP.
0
APUEN
APROM updated enable
0 = Inhibit erasing or programming APROM by IAP.
1 = Allow erasing or programming APROM by IAP.
IAPAL – IAP Address Low Byte
7
6
5
4
3
2
1
0
IAPA[7:0]
R/W
Address: A6H
Bit
7:0
Jul. 20, 2018
Reset value: 0000 0000b
Name
IAPA[7:0]
Description
IAP address low byte
IAPAL contains address IAPA[7:0] for IAP operations.
Page 42 of 276
Rev. 1.06
N76E003 Datasheet
IAPAH – IAP Address High Byte
7
6
5
4
3
2
1
0
IAPA[15:8]
R/W
Address: A7H
Bit
7:0
Reset value: 0000 0000b
Name
Description
IAPA[15:8]
IAP address high byte
IAPAH contains address IAPA[15:8] for IAP operations.
IE – Interrupt Enable (Bit-addressable)
7
6
5
EA
EADC
EBOD
R/W
R/W
R/W
Address: A8H
Bit
Name
4
ES
R/W
3
ET1
R/W
2
EX1
R/W
1
0
ET0
EX0
R/W
R/W
Reset value: 0000 0000b
Description
Enable all interrupt
This bit globally enables/disables all interrupts that are individually enabled.
0 = All interrupt sources Disabled.
1 = Each interrupt Enabled depending on its individual mask setting. Individual
interrupts will occur if enabled.
7
EA
6
EADC
Enable ADC interrupt
0 = ADC interrupt Disabled.
1 = Interrupt generated by ADCF (ADCCON0.7) Enabled.
5
EBOD
Enable brown-out interrupt
0 = Brown-out detection interrupt Disabled.
1 = Interrupt generated by BOF (BODCON0.3) Enabled.
4
ES
Enable serial port 0 interrupt
0 = Serial port 0 interrupt Disabled.
1 = Interrupt generated by TI (SCON.1) or RI (SCON.0) Enabled.
3
ET1
Enable Timer 1 interrupt
0 = Timer 1 interrupt Disabled.
1 = Interrupt generated by TF1 (TCON.7) Enabled.
2
EX1
Enable external interrupt 1
0 = External interrupt 1 Disabled.
1 = Interrupt generated by ̅̅̅̅̅̅̅ pin (P1.7) Enabled.
1
ET0
Enable Timer 0 interrupt
0 = Timer 0 interrupt Disabled.
1 = Interrupt generated by TF0 (TCON.5) Enabled.
0
EX0
Enable external interrupt 0
0 = External interrupt 0 Disabled.
1 = Interrupt generated by ̅̅̅̅̅̅̅ pin (P3.0) Enabled.
Jul. 20, 2018
Page 43 of 276
Rev. 1.06
N76E003 Datasheet
SADDR – Slave 0 Address
7
6
5
4
3
2
1
0
SADDR[7:0]
R/W
Address: A9H
Bit
7:0
Reset value: 0000 0000b
Name
Description
SADDR[7:0]
Slave 0 address
This byte specifies the microcontroller’s own slave address for UA
processor communication.
multi-
WDCON – Watchdog Timer Control (TA protected)
7
6
5
4
3
2
1
0
WDTR
WDCLR
WDTF
WIDPD
WDTRF
WDPS[2:0]
R/W
R/W
R/W
R/W
R/W
R/W
Address: AAH
Reset value: see Table 6-2. SFR Definitions and Reset Values
Bit
Name
Description
7
WDTR
WDT run
This bit is valid only when control bits in WDTEN[3:0] (CONFIG4[7:4]) are all 1.
At this time, WDT works as a general purpose timer.
0 = WDT Disabled.
1 = WDT Enabled. The WDT counter starts running.
6
WDCLR
WDT clear
Setting this bit will reset the WDT count to 00H. It puts the counter in a known
state and prohibit the system from unpredictable reset. The meaning of writing
and reading WDCLR bit is different.
Writing:
0 = No effect.
1 = Clearing WDT counter.
Reading:
0 = WDT counter is completely cleared.
1 = WDT counter is not yet cleared.
5
WDTF
WDT time-out flag
This bit indicates an overflow of WDT counter. This flag should be cleared by
software.
4
WIDPD
WDT running in Idle or Power-down mode
This bit is valid only when control bits in WDTEN[3:0] (CONFIG4[7:4]) are all 1. It
decides whether WDT runs in Idle or Power-down mode when WDT works as a
general purpose timer.
0 = WDT stops running during Idle or Power-down mode.
1 = WDT keeps running during Idle or Power-down mode.
3
WDTRF
WDT reset flag
When the MCU is reset by WDT time-out event, this bit will be set via hardware.
It is recommended that the flag be cleared via software.
Jul. 20, 2018
Page 44 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
Description
WDT clock pre-scalar select
These bits determine the pre-scale of WDT clock from 1/1 through 1/256. See
Note: When register CKDIV value is not equal 00H, the system clock
frequency will be divided, if under this condition after MCU into power
down mode, the WDT Reset will fail. So suggest use WKT to wakeup
N76E003 when into power down mode.
Table 11-1. The default is the maximum pre-scale value.
[1] WDTRF will be cleared after power-on reset, be set after WDT reset, and remains unchanged
after any other resets.
[2] WDPS[2:0] are all set after power-on reset and keep unchanged after any reset other than
power-on reset.
2:0
WDPS[2:0]
BODCON1 – Brown-out Detection Control 1 (TA protected)
7
6
5
4
3
2
1
0
LPBOD[1:0]
BODFLT
R/W
R/W
Address: ABH
Reset value: see Table 6-2. SFR Definitions and Reset Values
Bit
Name
7:3
-
2:1
LPBOD[1:0]
0
BODFLT
Jul. 20, 2018
Description
Reserved
Low power BOD enable
00 = BOD normal mode. BOD circuit is always enabled.
01 = BOD low power mode 1 by turning on BOD circuit every 1.6 ms
periodically.
10 = BOD low power mode 2 by turning on BOD circuit every 6.4 ms
periodically.
11 = BOD low power mode 3 by turning on BOD circuit every 25.6 ms
periodically.
BOD filter control
BOD has a filter which counts 32 clocks of FSYS to filter the power noise when
MCU runs with HIRC, or ECLK as the system clock and BOD does not
operates in its low power mode (LPBOD[1:0] = [0, 0]). In other conditions, the
filter counts 2 clocks of LIRC.
Note that when CPU is halted in Power-down mode. The BOD output is
permanently filtered by 2 clocks of LIRC.
The BOD filter avoids the power noise to trigger BOD event. This bit controls
BOD filter enabled or disabled.
0 = BOD filter Disabled.
1 = BOD filter Enabled. (Power-on reset default value.)
Page 45 of 276
Rev. 1.06
N76E003 Datasheet
P3M1 – Port 3 Mode Select 1
7
6
Address: ACH, Page: 0
Bit
Name
5
-
4
-
3
-
2
-
1
0
P3M1.0[3]
R/W
Reset value: 0000 0001b
Description
Port 3 mode select 1
0
P3M1.0
[3] P3M1 and P3M2 are used in combination to determine the I/O mode of each pin of P3. See Table 7-1.
Configuration for Different I/O Modes.
P3S – Port 3 Schmitt Triggered Input
7
6
5
Address: ACH, Page: 1
Bit
Name
0
P3S.0
Name
3
-
2
-
1
0
P3S.0
R/W
Reset value: 0000 0000b
3
-
2
-
1
0
P3M2.0[3]
R/W
Reset value: 0000 0000b
Description
P3.0 Schmitt triggered input
0 = TTL level input of P3.0.
1 = Schmitt triggered input of P3.0.
P3M2 – Port 3 Mode Select 2
7
6
Address: ADH, Page: 0
Bit
4
-
5
-
4
-
Description
Port 3 mode select 2
0
P3M2.0
[3] P3M1 and P3M2 are used in combination to determine the I/O mode of each pin of P3. See Table 7-1.
Configuration for Different I/O Modes.
P3SR – Port 3 Slew Rate
7
6
Address: ADH, Page: 1
Bit
Name
0
Jul. 20, 2018
P3SR.0
5
-
4
-
3
-
2
-
1
0
P3SR.0
R/W
Reset value: 0000 0000b
Description
P3.n slew rate
0 = P3.0 normal output slew rate.
1 = P3.0 high-speed output slew rate.
Page 46 of 276
Rev. 1.06
N76E003 Datasheet
IAPFD – IAP Flash Data
7
6
5
4
3
2
1
0
IAPFD[7:0]
R/W
Address: AEH
Bit
7:0
Reset value: 0000 0000b
Name
Description
IAPFD[7:0]
IAP flash data
This byte contains flash data, which is read from or is going to be written to the
Flash Memory. User should write data into IAPFD for program mode before
triggering IAP processing and read data from IAPFD for read/verify mode after
IAP processing is finished.
IAPCN – IAP Control
7
6
IAPB[1:0]
R/W
Address: AFH
Bit
5
FOEN
R/W
Name
7:6
IAPB[1:0]
5
FOEN
4
FCEN
3:0
FCTRL[3:0]
Name
7:1
0
0
P3.0
Jul. 20, 2018
3
2
1
0
FCTRL[3:0]
R/W
Reset value: 0011 0000b
Description
IAP control
This byte is used for IAP command. For details, see Table 21-1. IAP Modes
and Command Codes.
P3 – Port 3 (Bit-addressable)
7
6
0
0
R
R
Address: B0H
Bit
4
FCEN
R/W
5
0
R
4
0
R
3
0
R
2
0
R
1
0
0
P3.0
R
R/W
Reset value: 0000 0001b
Description
Reserved
The bits are always read as 0.
Port 3 bit 0
P3.0 is available only when the internal oscillator is used as the system clock. At
this moment, P3.0 functions as a general purpose I/O.
If the system clock is not selected as the internal oscillator, P3.0 pin functions as
OSCIN. A write to P3.0 is invalid and P3.0 is always read as 0.
Page 47 of 276
Rev. 1.06
N76E003 Datasheet
P0M1 – Port 0 Mode Select 1[1]
7
6
5
P0M1.7
P0M1.6
P0M1.5
R/W
R/W
R/W
Address: B1H, Page: 0
Bit
Name
4
P0M1.4
R/W
3
P0M1.3
R/W
2
P0M1.2
R/W
1
0
P0M1.1
P0M1.0
R/W
R/W
Reset value: 1111 1111b
Description
7:0
P0M1[7:0] Port 0 mode select 1
[1] P0M1 and P0M2 are used in combination to determine the I/O mode of each pin of P0. See Table 7-1.
Configuration for Different I/O Modes.
P0M1.n
P0M2.n
0
0
Quasi-bidirectional
0
1
Push-pull
1
0
Input-only (high-impedance)
1
1
Open-drain
P0S – Port 0 Schmitt Triggered Input
7
6
5
P0S.7
P0S.6
P0S.5
R/W
R/W
R/W
Address: B1H, Page: 1
Bit
Name
n
P0S.n
Name
4
P0S.4
R/W
3
P0S.3
R/W
2
P0S.2
R/W
1
0
P0S.1
P0S.0
R/W
R/W
Reset value: 0000 0000b
2
P0M2.2
R/W
1
0
P0M2.1
P0M2.0
R/W
R/W
Reset value: 0000 0000b
Description
P0.n Schmitt triggered input
0 = TTL level input of P0.n.
1 = Schmitt triggered input of P0.n.
P0M2 – Port 0 Mode Select 2[1]
7
6
5
P0M2.7
P0M2.6
P0M2.5
R/W
R/W
R/W
Address: B2H, Page: 0
Bit
I/O Type
4
P0M2.4
R/W
3
P0M2.3
R/W
Description
7:0
P0M2[7:0] Port 0 mode select 2
[1] P0M1 and P0M2 are used in combination to determine the I/O mode of each pin of P0. See Table 7-1.
Configuration for Different I/O Modes.
Jul. 20, 2018
Page 48 of 276
Rev. 1.06
N76E003 Datasheet
P0SR – Port 0 Slew Rate
7
6
P0SR.7
P0SR.6
R/W
R/W
Address: B2H, Page: 1
Bit
Name
n
P0SR.n
5
P0SR.5
R/W
Name
3
P0SR.3
R/W
2
P0SR.2
R/W
1
0
P0SR.1
P0SR.0
R/W
R/W
Reset value: 0000 0000b
2
P1M1.2
R/W
1
0
P1M1.1
P1M1.0
R/W
R/W
Reset value: 1111 1111b
Description
P0.n slew rate
0 = P0.n normal output slew rate.
1 = P0.n high-speed output slew rate.
P1M1 – Port 1 Mode Select 1[2]
7
6
5
P1M1.7
P1M1.6
P1M1.5
R/W
R/W
R/W
Address: B3H, Page: 0
Bit
4
P0SR.4
R/W
4
P1M1.4
R/W
3
P1M1.3
R/W
Description
7:0
P1M1[7:0] Port 1 mode select 1
[2] P1M1 and P1M2 are used in combination to determine the I/O mode of each pin of P1. See Table 7-1.
Configuration for Different I/O Modes.
P1S – Port 1 Schmitt Triggered Input
7
6
5
P1S.7
P1S.6
P1S.5
R/W
R/W
R/W
Address: B3H, Page: 1
Bit
Name
n
P1S.n
Name
3
P1S.3
R/W
2
P1S.2
R/W
1
0
P1S.1
P1S.0
R/W
R/W
Reset value: 0000 0000b
2
P1M2.2
R/W
1
0
P1M2.1
P1M2.0
R/W
R/W
Reset value: 0000 0000b
Description
P1.n Schmitt triggered input
0 = TTL level input of P1.n.
1 = Schmitt triggered input of P1.n.
P1M2 – Port 1 Mode Select 2[2]
7
6
5
P1M2.7
P1M2.6
P1M2.5
R/W
R/W
R/W
Address: B4H, Page: 0
Bit
4
P1S.4
R/W
4
P1M2.4
R/W
3
P1M2.3
R/W
Description
7:0
P1M2[7:0] Port 1 mode select 2.
[2] P1M1 and P1M2 are used in combination to determine the I/O mode of each pin of P1. See Table 7-1.
Configuration for Different I/O Modes.
Jul. 20, 2018
Page 49 of 276
Rev. 1.06
N76E003 Datasheet
P1SR – Port 1 Slew Rate
7
6
P1SR.7
P1SR.6
R/W
R/W
Address: B4H, Page: 1
Bit
Name
n
P1SR.n
5
P1SR.5
R/W
4
P1SR.4
R/W
Name
2
P1SR.2
R/W
1
0
P1SR.1
P1SR.0
R/W
R/W
Reset value: 0000 0000b
2
T0OE
R/W
1
0
P2S.0
R/W
Reset value: 0000 0000b
Description
P1.n slew rate
0 = P1.n normal output slew rate.
1 = P1.n high-speed output slew rate.
P2S – P20 Setting and Timer01 Output Enable
7
6
5
4
P20UP
R/W
Address: B5H
Bit
3
P1SR.3
R/W
3
T1OE
R/W
Description
7
P20UP
P2.0 pull-up enable
0 = P2.0 pull-up Disabled.
1 = P2.0 pull-up Enabled.
This bit is valid only when RPD (CONFIG0.2) is programmed as 0. When
selecting as a ̅̅̅̅̅̅ pin, the pull-up is always enabled.
3
T1OE
Timer 1 output enable
0 = Timer 1 output Disabled.
1 = Timer 1 output Enabled from T1 pin.
Note that Timer 1 output should be enabled only when operating in its “ imer”
mode.
2
T0OE
Timer 0 output enable
0 = Timer 0 output Disabled.
1 = Timer 0 output Enabled from T0 pin.
ote that imer output should be enabled only when operating in its “ imer”
mode.
0
P2S.0
P2.0 Schmitt triggered input
0 = TTL level input of P2.0.
1 = Schmitt triggered input of P2.0.
IPH – Interrupt Priority High[2]
7
6
5
PADCH
PBODH
R/W
R/W
Address: B7H, Page0
Bit
Name
4
PSH
R/W
3
PT1H
R/W
1
0
PT0H
PX0H
R/W
R/W
Reset value: 0000 0000b
Description
6
PADC
ADC interrupt priority high bit
5
PBOD
Brown-out detection interrupt priority high bit
4
PSH
Jul. 20, 2018
2
PX1H
R/W
Serial port 0 interrupt priority high bit
Page 50 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
Description
3
PT1H
Timer 1 interrupt priority high bit
2
PX1H
External interrupt 1 priority high bit
1
PT0H
Timer 0 interrupt priority high bit
External interrupt 0 priority high bit
0
PX0H
[2] IPH is used in combination with the IP respectively to determine the priority of each interrupt
source. See Table 20-2. Interrupt Priority Level Setting for correct interrupt priority configuration.
PWMINTC – PWM Interrupt Control
7
6
5
INTTYP1
R/W
Address: B7H, Page:1
Bit
Name
4
INTTYP0
R/W
3
-
2
INTSEL2
R/W
1
0
INTSEL1
INTSEL0
R/W
R/W
Reset value: 0000 0000b
Description
5:4
INTTYP[1:0]
PWM interrupt type select
These bit select PWM interrupt type.
00 = Falling edge on PWM0/1/2/3/4/5 pin.
01 = Rising edge on PWM0/1/2/3/4/5 pin.
10 = Central point of a PWM period.
11 = End point of a PWM period.
Note that the central point interrupt or the end point interrupt is only available
while PWM operates in center-aligned type.
2:0
INTSEL[2:0]
PWM interrupt pair select
These bits select which PWM channel asserts PWM interrupt when PWM
interrupt type is selected as falling or rising edge on PWM0/1/2/3/4/5 pin..
000 = PWM0.
001 = PWM1.
010 = PWM2.
011 = PWM3.
100 = PWM4.
101 = PWM5.
Others = PWM0.
IP – Interrupt Priority (Bit-addressable)[1]
7
6
5
PADC
PBOD
R/W
R/W
Address: B8H
Bit
Name
4
PS
R/W
3
PT1
R/W
1
0
PT0
PX0
R/W
R/W
Reset value: 0000 0000b
Description
6
PADC
ADC interrupt priority low bit
5
PBOD
Brown-out detection interrupt priority low bit
4
PS
Serial port 0 interrupt priority low bit
3
PT1
Timer 1 interrupt priority low bit
2
PX1
External interrupt 1 priority low bit
1
PT0
Timer 0 interrupt priority low bit
Jul. 20, 2018
2
PX1
R/W
Page 51 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
Description
External interrupt 0 priority low bit
0
PX0
[1] IP is used in combination with the IPH to determine the priority of each interrupt source. See Table 20-2.
Interrupt Priority Level Setting for correct interrupt priority configuration.
SADEN – Slave 0 Address Mask
7
6
5
4
3
2
1
0
SADEN[7:0]
R/W
Address: B9H
Bit
7:0
Reset value: 0000 0000b
Name
Description
SADEN[7:0]
Slave 0 address mask
This byte is a mask byte of UART0 that contains “don’t-care” bits (defined by
zeros) to form the device’s “Given” address. The don’t-care bits provide the
flexibility to address one or more slaves at a time.
SADEN_1 – Slave 1 Address Mask
7
6
5
4
3
SADEN_1[7:0]
R/W
2
Address: BAH
Bit
7:0
Name
Description
SADEN_1[7:0]
Slave 1 address mask
This byte is a mask byte of UART1 that contains “don’t-care” bits (defined by
zeros) to form the device’s “Given” address. The don’t-care bits provide the
flexibility to address one or more slaves at a time.
5
4
3
_
SADDR 1[7:0]
R/W
Address: BBH
7:0
Jul. 20, 2018
0
Reset value: 0000 0000b
SADDR_1 – Slave 1 Address
7
6
Bit
1
2
1
0
Reset value: 0000 0000b
Name
Description
SADDR_1[7:0]
Slave 1 address
his byte specifies the microcontroller’s own slave address for UART1 multiprocessor communication.
Page 52 of 276
Rev. 1.06
N76E003 Datasheet
2
I2DAT – I C Data
7
6
5
4
3
2
1
0
I2DAT[7:0]
R/W
Address: BCH
Bit
Reset value: 0000 0000b
Name
7:0
I2DAT[7:0]
Description
2
I C data
2
I2DAT contains a byte of the I C data to be transmitted or a byte, which has just
received. Data in I2DAT remains as long as SI is logic 1. The result of reading
2
or writing I2DAT during I C transceiving progress is unpredicted.
While data in I2DAT is shifted out, data on the bus is simultaneously being
shifted in to update I2DAT. I2DAT always shows the last byte that presented on
2
the I C bus. Thus the event of lost arbitration, the original value of I2DAT
changes after the transaction.
2
I2STAT – I C Status
7
6
5
I2STAT[7:3]
R
4
3
Address: BDH
Bit
2
0
R
1
0
0
0
R
R
Reset value: 1111 1000b
Name
Description
7:3
I2STAT[7:3]
I C status code
The MSB five bits of I2STAT contains the status code. There are 27 possible
status codes. When I2STAT is F8H, no relevant state information is available
2
and SI flag keeps 0. All other 26 status codes correspond to the I C states.
When each of these status is entered, SI will be set as logic 1 and a interrupt is
requested.
2:0
0
Jul. 20, 2018
2
Reserved
The least significant three bits of I2STAT are always read as 0.
Page 53 of 276
Rev. 1.06
N76E003 Datasheet
2
I2CLK – I C Clock
7
6
5
4
3
2
1
0
I2CLK[7:0]
R/W
Address: BEH
Bit
7:0
Reset value: 0000 1001b
Name
Description
I2CLK[7:0]
I C clock setting
In master mode:
2
This register determines the clock rate of I C bus when the device is in a master
mode. The clock rate follows the equation,
2
FSYS
4 × (I2CLK + 1)
.
2
The default value will make the clock rate of I C bus 400k bps if the peripheral
clock is 16 MHz. Note that the I2CLK value of 00H and 01H are not valid. This is
an implement limitation.
In slave mode:
2
This byte has no effect. In slave mode, the I C device will automatically
synchronize with any given clock rate up to 400k bps.
2
I2TOC – I C Time-out Counter
7
6
Address: BFH
Bit
5
-
4
-
Name
Description
2
I2TOCEN
I C time-out counter enable
2
0 = I C time-out counter Disabled.
2
1 = I C time-out counter Enabled.
1
DIV
0
I2TOF
Jul. 20, 2018
3
-
2
I2TOCEN
R/W
1
0
DIV
I2TOF
R/W
R/W
Reset value: 0000 0000b
2
2
I C time-out counter clock divider
2
0 = The clock of I C time-out counter is FSYS/1.
2
1 = The clock of I C time-out counter is FSYS/4.
2
I C time-out flag
2
This flag is set by hardware if 14-bit I C time-out counter overflows. It is cleared
by software.
Page 54 of 276
Rev. 1.06
N76E003 Datasheet
2
I2CON – I C Control (Bit-addressable)
7
6
5
I2CEN
STA
R/W
R/W
Address: C0H
Bit
Name
4
STO
R/W
3
SI
R/W
2
AA
R/W
1
0
I2CPX
R/W
Reset value: 0000 0000b
Description
2
6
I2CEN
5
STA
START flag
2
When STA is set, the I C generates a START condition if the bus is free. If the bus
2
is busy, the I C waits for a STOP condition and generates a START condition
following.
2
If STA is set while the I C is already in the master mode and one or more bytes
2
have been transmitted or received, the I C generates a repeated START
condition.
Note that STA can be set anytime even in a slave mode, but STA is not hardware
automatically cleared after START or repeated START condition has been
detected. User should take care of it by clearing STA manually.
4
STO
STOP flag
2
When STO is set if the I C is in the master mode, a STOP condition is transmitted
to the bus. STO is automatically cleared by hardware once the STOP condition
has been detected on the bus.
2
The STO flag setting is also used to recover the I C device from the bus error
2
state (I2STAT as 00H). In this case, no STOP condition is transmitted to the I C
bus.
If the STA and STO bits are both set and the device is original in the master
2
mode, the I C bus will generate a STOP condition and immediately follow a
START condition. If the device is in slave mode, STA and STO simultaneous
2
setting should be avoid from issuing illegal I C frames.
3
SI
I C interrupt flag
2
SI flag is set by hardware when one of 26 possible I C status (besides F8H status)
is entered. After SI is set, the software should read I2STAT register to determine
which step has been passed and take actions for next step.
SI is cleared by software. Before the SI is cleared, the low period of SCL line is
stretched. The transaction is suspended. It is useful for the slave device to deal
with previous data bytes until ready for receiving the next byte.
The serial transaction is suspended until SI is cleared by software. After SI is
2
cleared, I C bus will continue to generate START or repeated START condition,
STOP condition, 8-bit data, or so on depending on the software configuration of
controlling byte or bits. Therefore, user should take care of it by preparing suitable
setting of registers before SI is software cleared.
Jul. 20, 2018
I C bus enable
2
0 = I C bus Disabled.
2
1 = I C bus Enabled.
2
Before enabling the I C, SCL and SDA port latches should be set to logic 1.
2
Page 55 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
2
AA
0
I2CPX
Description
Acknowledge assert flag
If the AA flag is set, an ACK (low level on SDA) will be returned during the
2
acknowledge clock pulse of the SCL line while the I C device is a receiver or an
own-address-matching slave.
If the AA flag is cleared, a NACK (high level on SDA) will be returned during the
2
acknowledge clock pulse of the SCL line while the I C device is a receiver or an
own-address-matching slave. A device with its own AA flag cleared will ignore its
own salve address and the General Call. Consequently, SI will note be asserted
and no interrupt is requested.
Note that if an addressed slave does not return an ACK under slave receiver
mode or not receive an ACK under slave transmitter mode, the slave device will
become a not addressed slave. It cannot receive any data until its AA flag is set
and a master addresses it again.
There is a special case of I2STAT value C8H occurs under slave transmitter
mode. Before the slave device transmit the last data byte to the master, AA flag
can be cleared as 0. Then after the last data byte transmitted, the slave device will
actively switch to not addressed slave mode of disconnecting with the master. The
further reading by the master will be all FFH.
I2C pins select
0 = Assign SCL to P1.3 and SDA to P1.4.
1 = Assign SCL to P0.2 and SDA to P1.6.
Note that I2C pins will exchange immediately once setting or clearing this bit.
2
I2ADDR – I C Own Slave Address
7
6
5
4
I2ADDR[7:1]
R/W
3
Address: C1H
Bit
Name
7:1
I2ADDR[7:1]
2
1
0
GC
R/W
Reset value: 0000 0000b
Description
2
I C device’s own slave address
In master mode:
These bits have no effect.
In slave mode:
2
These 7 bits define the slave address of this I C device by user. The master
2
should address I C device by sending the same address in the first byte data
2
after a START or a repeated START condition. If the AA flag is set, this I C
device will acknowledge the master after receiving its own address and
become an addressed slave. Otherwise, the addressing from the master will
be ignored.
Note that I2ADDR[7:1] should not remain its default value of all 0, because
address 0x00 is reserved for General Call.
6
GC
General Call bit
In master mode:
This bit has no effect.
In slave mode:
0 = The General Call is always ignored.
1 = The General Call is recognized if AA flag is 1; otherwise, it is ignored if AA
is 0.
Jul. 20, 2018
Page 56 of 276
Rev. 1.06
N76E003 Datasheet
ADCRL – ADC Result Low Byte
7
6
5
Address: C2H
Bit
Name
3:0
ADCR[3:0]
4
-
3
2
1
0
ADCR[3:0]
R
Reset value: 0000 0000b
Description
ADC result low byte
The least significant 4 bits of the ADC result stored in this register.
ADCRH – ADC Result High Byte
7
6
5
4
3
2
1
0
ADCR[11:4]
R
Address: C3H
Bit
7:0
Reset value: 0000 0000b
Name
Description
ADCR[11:4]
ADC result high byte
The most significant 8 bits of the ADC result stored in this register.
T3CON – Timer 3 Control
7
6
_
SMOD 1
SMOD0_1
R/W
R/W
Address: C4H, Page:0
5
BRCK
R/W
4
TF3
R/W
3
TR3
R/W
2
1
0
T3PS[2:0]
R/W
Reset value: 0000 0000b
Bit
Name
Description
7
SMOD_1
Serial port 1 double baud rate enable
Setting this bit doubles the serial port baud rate when UART1 is in Mode 2. See
Table 13-2. Serial Port 1 Mode Description for details.
6
SMOD0_1
Serial port 1 framing error access enable
0 = SCON_1.7 accesses to SM0_1 bit.
1 = SCON_1.7 accesses to FE_1 bit.
5
BRCK
4
TF3
Timer 3 overflow flag
This bit is set when Timer 3 overflows. It is automatically cleared by hardware
when the program executes the Timer 3 interrupt service routine. This bit can be
set or cleared by software.
3
TR3
Timer 3 run control
0 = Timer 3 is halted.
1 = Timer 3 starts running.
Note that the reload registers RH3 and RL3 can only be written when Timer 3 is
halted (TR3 bit is 0). If any of RH3 or RL3 is written if TR3 is 1, result is
unpredictable.
Jul. 20, 2018
Serial port 0 baud rate clock source
This bit selects which Timer is used as the baud rate clock source when serial
port 0 is in Mode 1 or 3.
0 = Timer 1.
1 = Timer 3.
Page 57 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
2:0
T3PS[2:0]
Description
Timer 3 pre-scalar
These bits determine the scale of the clock divider for Timer 3.
000 = 1/1.
001 = 1/2.
010 = 1/4.
011 = 1/8.
100 = 1/16.
101 = 1/32.
110 = 1/64.
111 = 1/128.
PWM4H – PWM4 Duty High Byte
7
6
5
4
3
2
1
0
PWM4[15:8]
R/W
Address: C4H, Page:1
Bit
7:0
reset value: 0000 0000b
Name
Description
PWM4[15:8]
PWM4 duty high byte
This byte with PWM4L controls the duty of the output signal PG4 from PWM
generator.
RL3 – Timer 3 Reload Low Byte
7
6
5
4
3
2
1
0
RL3[7:0]
R/W
Address: C5H, Page:0
Bit
Name
7:0
RL3[7:0]
Reset value: 0000 0000b
Description
Timer 3 reload low byte
It holds the low byte of the reload value of Timer 3.
PWM5H – PWM5 Duty High Byte
7
6
5
4
3
2
1
0
PWM5[15:8]
R/W
Address: C5H, Page:1
Bit
7:0
Jul. 20, 2018
Name
PWM5[15:8]
reset value: 0000 0000b
Description
PWM5 duty high byte
This byte with PWM5L controls the duty of the output signal PG5 from PWM
generator.
Page 58 of 276
Rev. 1.06
N76E003 Datasheet
RH3 – Timer 3 Reload High Byte
7
6
5
4
3
2
1
0
RH3[7:0]
R/W
Address: C6H, Page:0
Bit
Name
7:0
RH3[7:0]
Reset value: 0000 0000b
Description
Timer 3 reload high byte
It holds the high byte of the reload value of Time 3.
PIOCON1 – PWM or I/O Select
7
6
5
PIO15
R/W
Address: C6H, Page:1
Bit
Name
4
-
3
PIO13
R/W
1
0
PIO11
R/W
Reset value: 0000 0000b
Description
5
PIO15
P1.5/PWM5 pin function select
0 = P1.5/PWM5 pin functions as P1.5.
1 = P1.5/PWM5 pin functions as PWM5 output.
3
PIO13
P0.4/PWM3 pin function select
0 = P0.4/PWM3 pin functions as P0.4.
1 = P0.4/PWM3 pin functions as PWM3 output.
2
PIO12
P0.5/PWM2 pin function select
0 = P0.5/PWM2 pin functions as P0.5.
1 = P0.5/PWM2 pin functions as PWM2 output.
1
PIO11
P1.4/PWM1 pin function select
0 = P1.4/PWM1 pin functions as P1.4.
1 = P1.4/PWM1 pin functions as PWM1 output.
TA – Timed Access
7
6
2
PIO12
R/W
5
4
3
2
1
0
TA[7:0]
W
Address: C7H
Bit
7:0
Jul. 20, 2018
Reset value: 0000 0000b
Name
TA[7:0]
Description
Timed access
The timed access register controls the access to protected SFRs. To access
protected bits, user should first write AAH to the TA and immediately followed by a
write of 55H to TA. After these two steps, a writing permission window is opened
for 4 clock cycles during this period that user may write to protected SFRs.
Page 59 of 276
Rev. 1.06
N76E003 Datasheet
T2CON – Timer 2 Control
7
6
TF2
R/W
Address: C8H
Bit
Name
5
-
4
-
3
-
2
TR2
R/W
1
0
̅̅̅̅̅̅
R/W
Reset value: 0000 0000b
Description
7
TF2
Timer 2 overflow flag
This bit is set when Timer 2 overflows or a compare match occurs. If the Timer 2
interrupt and the global interrupt are enable, setting this bit will make CPU execute
Timer 2 interrupt service routine. This bit is not automatically cleared via hardware
and should be cleared via software.
2
TR2
Timer 2 run control
0 = Timer 2 Disabled. Clearing this bit will halt Timer 2 and the current count will
be preserved in TH2 and TL2.
1 = Timer 2 Enabled.
0
̅̅̅̅̅̅
T2MOD – Timer 2 Mode
7
6
LDEN
R/W
Address: C9H
Bit
Name
Timer 2 compare or auto-reload mode select
This bit selects Timer 2 functioning mode.
0 = Auto-reload mode.
1 = Compare mode.
5
T2DIV[2:0]
R/W
4
3
CAPCR
R/W
2
CMPCR
R/W
1
0
LDTS[1:0]
R/W
Reset value: 0000 0000b
Description
Enable auto-reload
0 = Reloading RCMP2H and RCMP2L to TH2 and TL2 Disabled.
1 = Reloading RCMP2H and RCMP2L to TH2 and TL2 Enabled.
7
LDEN
6:4
T2DIV[2:0]
3
CAPCR
Capture auto-clear
This bit is valid only under Timer 2 auto-reload mode. It enables hardware autoclearing TH2 and TL2 counter registers after they have been transferred in to
RCMP2H and RCMP2L while a capture event occurs.
0 = Timer 2 continues counting when a capture event occurs.
1 = Timer 2 value is auto-cleared as 0000H when a capture event occurs.
2
CMPCR
Compare match auto-clear
This bit is valid only under Timer 2 compare mode. It enables hardware autoclearing TH2 and TL2 counter registers after a compare match occurs.
0 = Timer 2 continues counting when a compare match occurs.
1 = Timer 2 value is auto-cleared as 0000H when a compare match occurs.
Jul. 20, 2018
Timer 2 clock divider
000 = Timer 2 clock divider is 1/1.
001 = Timer 2 clock divider is 1/4.
010 = Timer 2 clock divider is 1/16.
011 = Timer 2 clock divider is 1/32.
100 = Timer 2 clock divider is 1/64.
101 = Timer 2 clock divider is 1/128.
110 = Timer 2 clock divider is 1/256.
111 = Timer 2 clock divider is 1/512.
Page 60 of 276
Rev. 1.06
N76E003 Datasheet
Bit
1:0
Name
Description
LDTS[1:0]
Auto-reload trigger select
These bits select the reload trigger event.
00 = Reload when Timer 2 overflows.
01 = Reload when input capture 0 event occurs.
10 = Reload when input capture 1 event occurs.
11 = Reload when input capture 2 event occurs.
RCMP2L – Timer 2 Reload/Compare Low Byte
7
6
5
4
3
RCMP2L[7:0]
R/W
Address: CAH
Bit
7:0
Name
7:0
RCMP2L[7:0]
Name
0
Reset value: 0000 0000b
Timer 2 reload/compare low byte
This register stores the low byte of compare value when Timer 2 is
configured in compare mode. Also it holds the low byte of the reload value in
auto-reload mode.
2
1
0
Reset value: 0000 0000b
Description
RCMP2H[7:0]
TL2 – Timer 2 Low Byte
7
6
1
Description
RCMP2H – Timer 2 Reload/Compare High Byte
7
6
5
4
3
RCMP2H[7:0]
R/W
Address: CBH
Bit
2
Timer 2 reload/compare high byte
This register stores the high byte of compare value when Timer 2 is
configured in compare mode. Also it holds the high byte of the reload value
in auto-reload mode.
5
4
3
2
1
0
TL2[7:0]
R/W
Address: CCH, Page:0
Bit
7:0
Jul. 20, 2018
Name
TL2[7:0]
Reset value: 0000 0000b
Description
Timer 2 low byte
The TL2 register is the low byte of the 16-bit counting register of Timer 2.
Page 61 of 276
Rev. 1.06
N76E003 Datasheet
PWM4L – PWM4 Duty Low Byte
7
6
5
4
3
2
1
0
PWM4[7:0]
R/W
Address: CCH, Page:1
Bit
7:0
reset value: 0000 0000b
Name
Description
PWM4 duty low byte
This byte with PWM4H controls the duty of the output signal PG4 from PWM
generator.
PWM4[7:0]
TH2 – Timer 2 High Byte
7
6
5
4
3
2
1
0
TH2[7:0]
R/W
Address: CDH, Page:0
Bit
7:0
Reset value: 0000 0000b
Name
Description
TH2[7:0]
Timer 2 high byte
The TH2 register is the high byte of the 16-bit counting register of Timer 2.
PWM5L – PWM5 Duty Low Byte
7
6
5
4
3
2
1
0
PWM5[7:0]
R/W
Address: CDH, Page:1
Bit
7:0
Name
PWM5[7:0]
reset value: 0000 0000b
Description
PWM5 duty low byte
This byte with PWM5H controls the duty of the output signal PG5 from PWM
generator.
ADCMPL – ADC Compare Low Byte
7
6
5
Address: CEH
Bit
3:0
Jul. 20, 2018
4
-
3
2
1
0
ADCMP[3:0]
W/R
Reset value: 0000 0000b
Name
Description
ADCMP[3:0]
ADC compare low byte
The least significant 4 bits of the ADC compare value stores in this register.
Page 62 of 276
Rev. 1.06
N76E003 Datasheet
ADCMPH – ADC Compare High Byte
7
6
5
4
3
ADCMP[11:4]
W/R
2
Address: CFH
Bit
7:0
0
Reset value: 0000 0000b
Name
Description
ADCMP[11:4]
ADC compare high byte
The most significant 8 bits of the ADC compare value stores in this register.
PSW – Program Status Word (Bit-addressable)
7
6
5
4
CY
AC
F0
RS1
R/W
R/W
R/W
R/W
Address: D0H
Bit
1
Name
3
RS0
R/W
2
OV
R/W
1
0
F1
P
R/W
R
Reset value: 0000 0000b
Description
7
CY
Carry flag
For a adding or subtracting operation, CY will be set when the previous operation
resulted in a carry-out from or a borrow-in to the Most Significant bit, otherwise
cleared.
If the previous operation is MUL or DIV, CY is always 0.
CY is affected by DA A instruction, which indicates that if the original BCD sum is
greater than 100.
For a CJNE branch, CY will be set if the first unsigned integer value is less than
the second one. Otherwise, CY will be cleared.
6
AC
Auxiliary carry
Set when the previous operation resulted in a carry-out from or a borrow-in to the
th
4 bit of the low order nibble, otherwise cleared.
5
F0
User flag 0
The general purpose flag that can be set or cleared by user.
4
RS1
3
RS0
2
OV
Jul. 20, 2018
Register bank selection bits
These two bits select one of four banks in which R0 to R7 locate.
RS1 RS0 Register Bank
RAM Address
0
0
0
00H to 07H
0
1
1
08H to 0FH
1
0
2
10H to 17H
1
1
3
18H to 1FH
Overflow flag
OV is used for a signed character operands. For a ADD or ADDC instruction, OV
will be set if there is a carry out of bit 6 but not out of bit 7, or a carry out of bit 7
but not bit 6. Otherwise, OV is cleared. OV indicates a negative number produced
as the sum of two positive operands or a positive sum from two negative
operands. For a SUBB, OV is set if a borrow is needed into bit6 but not into bit 7,
or into bit7 but not bit 6. Otherwise, OV is cleared. OV indicates a negative
number produced when a negative value is subtracted from a positive value, or a
positive result when a positive number is subtracted from a negative number.
For a MUL, if the product is greater than 255 (00FFH), OV will be set. Otherwise, it
is cleared.
For a DIV, it is normally 0. However, if B had originally contained 00H, the values
returned in A and B will be undefined. Meanwhile, the OV will be set.
Page 63 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
Description
1
F1
User flag 1
The general purpose flag that can be set or cleared by user via software.
0
P
Parity flag
Set to 1 to indicate an odd number of ones in the accumulator. Cleared for an
even number of ones. It performs even parity check.
Table 6-3. Instructions That Affect Flag Settings
Instruction
CY
[1]
ADD
X
OV
AC
Instruction
CY
X
X
CLR C
0
ADDC
X
X
X
CPL C
X
SUBB
X
X
X
ANL C, bit
X
MUL
0
X
ANL C, /bit
X
DIV
0
X
ORL C, bit
X
DA A
X
ORL C, /bit
X
RRC A
X
MOV C, bit
X
RLC A
X
CJNE
X
SETB C
1
OV
AC
[1] X indicates the modification depends on the result of the instruction.
PWMPH – PWM Period High Byte
7
6
5
4
3
PWMP[15:8]
R/W
2
Address: D1H
Bit
7:0
1
0
reset value: 0000 0000b
Name
Description
PWMP[15:8]
PWM period high byte
This byte with PWMPL controls the period of the PWM generator signal.
PWM0H – PWM0 Duty High Byte
7
6
5
4
3
2
1
0
PWM0[15:8]
R/W
Address: D2H
Bit
7:0
Jul. 20, 2018
reset value: 0000 0000b
Name
PWM0[15:8]
Description
PWM0 duty high byte
This byte with PWM0L controls the duty of the output signal PG0 from PWM
generator.
Page 64 of 276
Rev. 1.06
N76E003 Datasheet
PWM1H – PWM1 Duty High Byte
7
6
5
4
3
2
1
0
PWM1[15:8]
R/W
Address: D3H
Bit
reset value: 0000 0000b
Name
7:0
Description
PWM1[15:8]
PWM1 duty high byte
This byte with PWM1L controls the duty of the output signal PG1 from PWM
generator.
PWM2H – PWM2 Duty High Byte
7
6
5
4
3
2
1
0
PWM2[15:8]
R/W
Address: D4H
Bit
reset value: 0000 0000b
Name
7:0
Description
PWM2[15:8]
PWM2 duty high byte
This byte with PWM2L controls the duty of the output signal PG2 from PWM
generator.
PWM3H – PWM3 Duty High Byte
7
6
5
4
3
2
1
0
PWM3[15:8]
R/W
Address: D5H
Bit
reset value: 0000 0000b
Name
7:0
Description
PWM3[15:8]
PWM3 duty high byte
This byte with PWM3L controls the duty of the output signal PG3 from PWM
generator.
PNP – PWM Negative Polarity
7
6
5
PNP5
R/W
Address: D6H
Bit
Name
n
Jul. 20, 2018
PNPn
4
PNP4
R/W
3
PNP3
R/W
2
PNP2
R/W
1
0
PNP1
PNP0
R/W
R/W
Reset value: 0000 0000b
Description
PWMn negative polarity output enable
0 = PWMn signal outputs directly on PWMn pin.
1 = PWMn signal outputs inversely on PWMn pin.
Page 65 of 276
Rev. 1.06
N76E003 Datasheet
FBD – PWM Fault Brake Data
7
6
5
FBF
FBINLS
FBD5
R/W
R/W
R/W
Address: D7H
Bit
Name
7
FBF
6
FBINLS
N
FBDn
4
FBD4
R/W
Name
7
PWMRUN
6
LOAD
2
FBD2
R/W
1
0
FBD1
FBD0
R/W
R/W
Reset value: 0000 0000b
Description
Fault Brake flag
This flag is set when FBINEN is set as 1 and FB pin detects an edge, which
matches FBINLS (FBD.6) selection. This bit is cleared by software. After FBF is
cleared, Fault Brake data output will not be released until PWMRUN
(PWMCON0.7) is set.
FB pin input level selection
0 = Falling edge.
1 = Rising edge.
PWMn Fault Brake data
0 = PWMn signal is overwritten by 0 once Fault Brake asserted.
1 = PWMn signal is overwritten by 1 once Fault Brake asserted.
PWMCON0 – PWM Control 0 (Bit-addressable)
7
6
5
4
PWMRUN
LOAD
PWMF
CLRPWM
R/W
R/W
R/W
R/W
Address: D8H
Bit
3
FBD3
R/W
3
-
2
-
1
0
Reset value: 0000 0000b
Description
PWM run enable
0 = PWM stays in idle.
1 = PWM starts running.
PWM new period and duty load
This bit is used to load period and duty control registers in their buffer if new
period or duty value needs to be updated. The loading will act while a PWM
period is completed. The new period and duty affected on the next PWM
cycle. After the loading is complete, LOAD will be automatically cleared via
hardware. The meaning of writing and reading LOAD bit is different.
Writing:
0 = No effect.
1 = Load new period and duty in their buffers while a PWM period is
completed.
Reading:
0 = A loading of new period and duty is finished.
1 = A loading of new period and duty is not yet finished.
5
Jul. 20, 2018
PWMF
PWM flag
This flag is set according to definitions of INTSEL[2:0] and INTTYP[1:0] in
PWMINTC. This bit is cleared by software.
Page 66 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
4
CLRPWM
Description
Clear PWM counter
Setting this bit clears the value of PWM 16-bit counter for resetting to 0000H.
After the counter value is cleared, CLRPWM will be automatically cleared via
hardware. The meaning of writing and reading CLRPWM bit is different.
Writing:
0 = No effect.
1 = Clearing PWM 16-bit counter.
Reading:
0 = PWM 16-bit counter is completely cleared.
1 = PWM 16-bit counter is not yet cleared.
PWMPL – PWM Period Low Byte
7
6
5
4
3
2
1
0
PWMP[7:0]
R/W
Address: D9H
Bit
7:0
reset value: 0000 0000b
Name
PWMP[7:0]
Description
PWM period low byte
This byte with PWMPH controls the period of the PWM generator signal.
PWM0L – PWM0 Duty Low Byte
7
6
5
4
3
2
1
0
PWM0[7:0]
R/W
Address: DAH
Bit
7:0
reset value: 0000 0000b
Name
PWM0[7:0]
Description
PWM0 duty low byte
This byte with PWM0H controls the duty of the output signal PG0 from PWM
generator.
PWM1L – PWM/1 Duty Low Byte
7
6
5
4
3
2
1
0
PWM1[7:0]
R/W
Address: DBH
Bit
7:0
Jul. 20, 2018
reset value: 0000 0000b
Name
PWM1[7:0]
Description
PWM1 duty low byte
This byte with PWM1H controls the duty of the output signal PG1 from PWM
generator.
Page 67 of 276
Rev. 1.06
N76E003 Datasheet
PWM2L – PWM2 Duty Low Byte
7
6
5
4
3
2
1
0
PWM2[7:0]
R/W
Address: DCH
Bit
reset value: 0000 0000b
Name
7:0
PWM2[7:0]
Description
PWM2 duty low byte
This byte with PWM2H controls the duty of the output signal PG2 from PWM
generator.
PWM3L – PWM3 Duty Low Byte
7
6
5
4
3
2
1
0
PWM3[7:0]
R/W
Address: DDH
Bit
reset value: 0000 0000b
Name
7:0
PWM3[7:0]
Description
PWM3 duty low byte
This byte with PWM3H controls the duty of the output signal PG3 from PWM
generator.
PIOCON0 – PWM or I/O Select
7
6
5
PIO05
R/W
Address: DEH
Bit
Name
4
PIO04
R/W
3
PIO03
R/W
1
0
PIO01
PIO00
R/W
R/W
Reset value: 0000 0000b
Description
5
PIO05
P0.3/PWM5 pin function select
0 = P0.3/PWM5 pin functions as P0.3.
1 = P0.3/PWM5 pin functions as PWM5 output.
4
PIO04
P0.1/PWM4 pin function select
0 = P0.1/PWM4 pin functions as P0.1.
1 = P0.1/PWM4 pin functions as PWM4 output.
3
PIO03
P0.0/PWM3 pin function select
0 = P0.0/PWM3 pin functions as P0.0.
1 = P0.0/PWM3 pin functions as PWM3 output.
2
PIO02
P1.0/PWM2 pin function select
0 = P1.0/PWM2 pin functions as P1.0.
1 = P1.0/PWM2 pin functions as PWM2 output.
1
PIO01
P1.1/PWM1 pin function select
0 = P1.1/PWM1 pin functions as P1.1.
1 = P1.1/PWM1 pin functions as PWM1 output.
0
PIO00
P1.2/PWM0 pin function select
0 = P1.2/PWM0 pin functions as P1.2.
1 = P1.2/PWM0 pin functions as PWM0 output.
Jul. 20, 2018
2
PIO02
R/W
Page 68 of 276
Rev. 1.06
N76E003 Datasheet
PWMCON1 – PWM Control 1
7
6
5
PWMMOD[1:0]
GP
R/W
R/W
Address: DFH
Bit
Name
4
PWMTYP
R/W
2:0
PWMDIV[2:0]
PWM clock divider
This field decides the pre-scale of PWM clock source.
000 = 1/1.
001 = 1/2
010 = 1/4.
011 = 1/8.
100 = 1/16.
101 = 1/32.
110 = 1/64.
111 = 1/128.
A or ACC – Accumulator (Bit-addressable)
7
6
5
4
ACC.7
ACC.6
ACC.5
ACC.4
R/W
R/W
R/W
R/W
Address: E0H
Jul. 20, 2018
2
ACC.2
R/W
1
0
ACC.1
ACC.0
R/W
R/W
Reset value: 0000 0000b
Description
ACC[7:0]
Accumulator
The A or ACC register is the standard 80C51 accumulator for arithmetic operation.
Name
6
3
ACC.3
R/W
Name
ADCCON1 – ADC Control 1
7
6
STADCPX
R/W
Address: E1H
Bit
1
0
PWMDIV[2:0]
R/W
Reset value: 0000 0000b
Group mode enable
This bit enables the group mode. If enabled, the duty of first three pairs of
PWM are decided by PWM01H and PWM01L rather than their original duty
control registers.
0 = Group mode Disabled.
1 = Group mode Enabled.
GP
7:0
2
Description
5
Bit
3
FBINEN
R/W
STADCPX
5
-
4
-
3
2
ETGTYP[1:0]
R/W
1
0
ADCEX
ADCEN
R/W
R/W
Reset value: 0000 0000b
Description
External start ADC trigger pin select
0 = Assign STADC to P0.4.
1 = Assign STADC to P1.3.
Note that STADC will exchange immediately once setting or clearing this bit.
Page 69 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
Description
3:2
ETGTYP[1:0]
External trigger type select
When ADCEX (ADCCON1.1) is set, these bits select which condition triggers
ADC conversion.
00 = Falling edge on PWM0/2/4 or STADC pin.
01 = Rising edge on PWM0/2/4 or STADC pin.
10 = Central point of a PWM period.
11 = End point of a PWM period.
Note that the central point interrupt or the period point interrupt is only
available for PWM center-aligned type.
1
ADCEX
ADC external conversion trigger select
This bit select the methods of triggering an A/D conversion.
0 = A/D conversion is started only via setting ADCS bit.
1 = A/D conversion is started via setting ADCS bit or by external trigger
source depending on ETGSEL[1:0] and ETGTYP[1:0]. Note that while
ADCS is 1 (busy in converting), the ADC will ignore the following external
trigger until ADCS is hardware cleared.
0
ADCEN
ADC enable
0 = ADC circuit off.
1 = ADC circuit on.
ADCCON2 – ADC Control 2
7
6
5
ADFBEN
ADCMPOP ADCMPEN
R/W
R/W
R/W
Address: E2H
Bit
Name
4
ADCMPO
R
3
-
2
-
1
0
ADCDLY.8
R/W
Reset value: 0000 0000b
Description
ADC compare result asserting Fault Brake enable
0 = ADC asserting Fault Brake Disabled.
1 = ADC asserting Fault Brake Enabled. Fault Brake is asserted once its
compare result ADCMPO is 1. Meanwhile, PWM channels output Fault
Brake data. PWMRUN (PWMCON0.7) will also be automatically cleared by
hardware. The PWM output resumes when PWMRUN is set again.
7
ADFBEN
6
ADCMPOP
ADC comparator output polarity
0 = ADCMPO is 1 if ADCR[11:0] is greater than or equal to ADCMP[11:0].
1 = ADCMPO is 1 if ADCR[11:0] is less than ADCMP[11:0].
5
ADCMPEN
ADC result comparator enable
0 = ADC result comparator Disabled.
1 = ADC result comparator Enabled.
4
ADCMPO
ADC comparator output value
This bit is the output value of ADC result comparator based on the setting of
ACMPOP. This bit updates after every A/D conversion complete.
0
ADCDLY.8
ADC external trigger delay counter bit 8
See ADCDLY register.
Jul. 20, 2018
Page 70 of 276
Rev. 1.06
N76E003 Datasheet
ADCDLY – ADC Trigger Delay Counter
7
6
5
4
3
ADCDLY[7:0]
R/W
2
Address: E3H
Bit
7:0
1
0
Reset value: 0000 0000b
Name
Description
ADCDLY[7:0]
ADC external trigger delay counter low byte
This 8-bit field combined with ADCCON2.0 forms a 9-bit counter. This counter
inserts a delay after detecting the external trigger. An A/D converting starts
after this period of delay.
ADCDLY
External trigger delay time =
.
FADC
Note that this field is valid only when ADCEX (ADCCON1.1) is set. User
should not modify ADCDLY during PWM run time if selecting PWM output as
the external ADC trigger source.
C0L – Capture 0 Low Byte
7
6
5
4
3
2
1
0
C0L[7:0]
R/W
Address: E4H
Bit
7:0
Reset value: 0000 0000b
Name
C0L[7:0]
Description
Input capture 0 result low byte
The C0L register is the low byte of the 16-bit result captured by input capture 0.
C0H – Capture 0 High Byte
7
6
5
4
3
2
1
0
C0H[7:0]
R/W
Address: E5H
Bit
7:0
Reset value: 0000 0000b
Name
Description
C0H[7:0]
Input capture 0 result high byte
The C0H register is the high byte of the 16-bit result captured by input capture 0.
C1L – Capture 1 Low Byte
7
6
5
4
3
2
1
0
C1L[7:0]
R/W
Address: E6H
Bit
7:0
Jul. 20, 2018
Reset value: 0000 0000b
Name
C1L[7:0]
Description
Input capture 1 result low byte
The C1L register is the low byte of the 16-bit result captured by input capture 1.
Page 71 of 276
Rev. 1.06
N76E003 Datasheet
C1H – Capture 1 High Byte
7
6
5
4
3
2
1
0
C1H[7:0]
R/W
Address: E7H
Bit
7:0
Reset value: 0000 0000b
Name
Description
C1H[7:0]
Input capture 1 result high byte
The C1H register is the high byte of the 16-bit result captured by input capture 1.
ADCCON0 – ADC Control 0 (Bit-addressable)
7
6
5
4
ADCF
ADCS
ETGSEL1
ETGSEL0
R/W
R/W
R/W
R/W
Address: E8H
Bit
Name
3
ADCHS3
R/W
2
ADCHS2
R/W
1
0
ADCHS1
ADCHS0
R/W
R/W
Reset value: 0000 0000b
Description
7
ADCF
ADC flag
This flag is set when an A/D conversion is completed. The ADC result can be
read. While this flag is 1, ADC cannot start a new converting. This bit is
cleared by software.
6
ADCS
A/D converting software start trigger
Setting this bit 1 triggers an A/D conversion. This bit remains logic 1 during
A/D converting time and is automatically cleared via hardware right after
conversion complete. The meaning of writing and reading ADCS bit is
different.
Writing:
0 = No effect.
1 = Start an A/D converting.
Reading:
0 = ADC is in idle state.
1 = ADC is busy in converting.
5:4
Jul. 20, 2018
ETGSEL[1:0]
External trigger source select
When ADCEX (ADCCON1.1) is set, these bits select which pin output
triggers ADC conversion.
00 = PWM0.
01 = PWM2.
10 = PWM4.
11 = STADC pin.
Page 72 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
3:0
Description
ADCHS[3:0]
A/D converting channel select
This filed selects the activating analog input source of ADC. If ADCEN is 0, all
inputs are disconnected.
0000 = AIN0.
0001 = AIN1.
0010 = AIN2.
0011 = AIN3.
0100 = AIN4.
0101 = AIN5.
0110 = AIN6.
0111 = AIN7
1000 = Internal band-gap voltage.
Others = Reserved.
PICON – Pin Interrupt Control
7
6
5
PIT67
PIT45
PIT3
R/W
R/W
R/W
Address: E9H
Bit
Name
4
PIT2
R/W
3
PIT1
R/W
2
PIT0
R/W
1
0
PIPS[1:0]
R/W
Reset value: 0000 0000b
Description
7
PIT67
Pin interrupt channel 6 and 7 type select
This bit selects which type that pin interrupt channel 6 and 7 is triggered.
0 = Level triggered.
1 = Edge triggered.
6
PIT45
Pin interrupt channel 4 and 5 type select
This bit selects which type that pin interrupt channel 4 and 5 is triggered.
0 = Level triggered.
1 = Edge triggered.
5
PIT3
Pin interrupt channel 3 type select
This bit selects which type that pin interrupt channel 3 is triggered.
0 = Level triggered.
1 = Edge triggered.
4
PIT2
Pin interrupt channel 2 type select
This bit selects which type that pin interrupt channel 2 is triggered.
0 = Level triggered.
1 = Edge triggered.
3
PIT1
Pin interrupt channel 1 type select
This bit selects which type that pin interrupt channel 1 is triggered.
0 = Level triggered.
1 = Edge triggered.
2
PIT0
Pin interrupt channel 0 type select
This bit selects which type that pin interrupt channel 0 is triggered.
0 = Level triggered.
1 = Edge triggered.
1:0
PIPS[:0]
Jul. 20, 2018
Pin interrupt port select
This field selects which port is active as the 8-channel of pin interrupt.
00 = Port 0.
01 = Port 1.
10 = Port 2.
11 = Port 3.
Page 73 of 276
Rev. 1.06
N76E003 Datasheet
PINEN – Pin Interrupt Negative Polarity Enable.
7
6
5
4
PINEN7
PINEN6
PINEN5
PINEN4
R/W
R/W
R/W
R/W
Address: EAH
Bit
Name
n
PINENn
Name
n
PIPENn
PIF – Pin Interrupt Flags
7
6
PIF7
PIF6
R (level)
R (level)
R/W (edge) R/W (edge)
Address: ECH
Bit
Name
n
Jul. 20, 2018
PIFn
2
PINEN2
R/W
1
0
PINEN1
PINEN0
R/W
R/W
Reset value: 0000 0000b
Description
Pin interrupt channel n negative polarity enable
This bit enables low-level/falling edge triggering pin interrupt channel n. The level
or edge triggered selection depends on each control bit PITn in PICON.
0 = Low-level/falling edge detect Disabled.
1 = Low-level/falling edge detect Enabled.
PIPEN – Pin Interrupt Positive Polarity Enable.
7
6
5
4
PIPEN7
PIPEN6
PIPEN5
PIPEN4
R/W
R/W
R/W
R/W
Address: EBH
Bit
3
PINEN3
R/W
3
PIPEN3
R/W
2
PIPEN2
R/W
1
0
PIPEN1
PIPEN0
R/W
R/W
Reset value: 0000 0000b
Description
Pin interrupt channel n positive polarity enable
This bit enables high-level/rising edge triggering pin interrupt channel n. The level
or edge triggered selection depends on each control bit PITn in PICON.
0 = High-level/rising edge detect Disabled.
1 = High-level/rising edge detect Enabled.
5
PIF5
R (level)
R/W (edge)
4
PIF4
R (level)
R/W (edge)
3
PIF3
R (level)
R/W (edge)
2
PIF2
R (level)
R/W (edge)
1
0
PIF1
PIF0
R (level)
R (level)
R/W (edge) R/W (edge)
Reset value: 0000 0000b
Description
Pin interrupt channel n flag
If the edge trigger is selected, this flag will be set by hardware if the channel n of
pin interrupt detects an enabled edge trigger. This flag should be cleared by
software.
f the level trigger is selected, this flag follows the inverse of the input signal’s logic
level on the channel n of pin interrupt. Software cannot control it.
Page 74 of 276
Rev. 1.06
N76E003 Datasheet
C2L – Capture 2 Low Byte
7
6
5
4
3
2
1
0
C2L[7:0]
R/W
Address: EDH
Bit
Reset value: 0000 0000b
Name
7:0
C2L[7:0]
Description
Input capture 2 result low byte
The C2L register is the low byte of the 16-bit result captured by input capture 2.
C2H – Capture 2 High Byte
7
6
5
4
3
2
1
0
C2H[7:0]
R/W
Address: EEH
Bit
7:0
Reset value: 0000 0000b
Name
Description
C2H[7:0]
Input capture 2 result high byte
The C2H register is the high byte of the 16-bit result captured by input capture 2.
EIP – Extensive Interrupt Priority[3]
7
6
5
PT2
PSPI
PFB
R/W
R/W
R/W
Address: EFH
Bit
Name
4
PWDT
R/W
3
PPWM
R/W
2
PCAP
R/W
1
0
PPI
PI2C
R/W
R/W
Reset value: 0000 0000b
Description
7
PT2
Timer 2 interrupt priority low bit
6
PSPI
SPI interrupt priority low bit
5
PFB
Fault Brake interrupt priority low bit
4
PWDT
WDT interrupt priority low bit
3
PPWM
PWM interrupt priority low bit
2
PCAP
Input capture interrupt priority low bit
1
PPI
0
PI2C
Pin interrupt priority low bit
2
I C interrupt priority low bit
[3] EIP is used in combination with the EIPH to determine the priority of each interrupt source. See Table
20-2. Interrupt Priority Level Setting for correct interrupt priority configuration.
Jul. 20, 2018
Page 75 of 276
Rev. 1.06
N76E003 Datasheet
B – B Register (Bit-addressable)
7
6
5
B.7
B.6
B.5
R/W
R/W
R/W
Address: F0H
Bit
7:0
Name
B[7:0]
3
B.3
R/W
1
0
B.1
B.0
R/W
R/W
Reset value: 0000 0000b
B register
The B register is the other accumulator of the standard 80C51 .It is used mainly
for MUL and DIV instructions.
4
CAP10
R/W
3
CAP03
R/W
Name
Description
[7:4]
CAP1[3:0]
Input capture channel 0 input pin select
0000 = P1.2/IC0
0001 = P1.1/IC1
0010 = P1.0/IC2
0011 = P0.0/IC3
0100 = P0.4/IC3
0101 = P0.1/IC4
0110 = P0.3/IC5
0111 = P0.5/IC6
1000 = P1.5/IC7
others = P1.2/IC0
[3:0]
CAP0[3:0]
Input capture channel 0 input pin select
0000 = P1.2/IC0
0001 = P1.1/IC1
0010 = P1.0/IC2
0011 = P0.0/IC3
0100 = P0.4/IC3
0101 = P0.1/IC4
0110 = P0.3/IC5
0111 = P0.5/IC6
1000 = P1.5/IC7
others = P1.2/IC0
Jul. 20, 2018
2
B.2
R/W
Description
CAPCON3 – Input Capture Control 3
7
6
5
CAP13
CAP12
CAP11
R/W
R/W
R/W
Address: F1H
Bit
4
B.4
R/W
Page 76 of 276
2
CAP02
R/W
1
0
CAP01
CAP00
R/W
R/W
Reset value: 0000 0000b
Rev. 1.06
N76E003 Datasheet
CAPCON4 – Input Capture Control 4
7
6
5
Address: F2H
Bit
[3:0]
4
-
Name
Description
CAP2[3:0]
Input capture channel 0 input pin select
0000 = P1.2/IC0
0001 = P1.1/IC1
0010 = P1.0/IC2
0011 = P0.0/IC3
0100 = P0.4/IC3
0101 = P0.1/IC4
0110 = P0.3/IC5
0111 = P0.5/IC6
1000 = P1.5/IC7
others = P1.2/IC0
SPCR – Serial Peripheral Control Register
7
6
5
4
SSOE
SPIEN
LSBFE
MSTR
R/W
R/W
R/W
R/W
Address: F3H, page 0
Bit
3
CAP23
R/W
Name
3
CPOL
R/W
2
CAP22
R/W
1
0
CAP21
CAP20
R/W
R/W
Reset value: 0000 0000b
2
CPHA
R/W
1
0
SPR1
SPR0
R/W
R/W
Reset value: 0000 0000b
Description
7
SSOE
Slave select output enable
This bit is used in combination with the DISMODF (SPSR.3) bit to determine the
feature of ̅̅̅̅ pin as shown in Table 14-1. Slave Select Pin Configurations. This bit
takes effect only under MSTR = 1 and DISMODF = 1 condition.
0 = ̅̅̅̅ functions as a general purpose I/O pin.
1 = ̅̅̅̅ automatically goes low for each transmission when selecting external
Slave device and goes high during each idle state to de-select the Slave
device.
6
SPIEN
SPI enable
0 = SPI function Disabled.
1 = SPI function Enabled.
5
LSBFE
LSB first enable
0 = The SPI data is transferred MSB first.
1 = The SPI data is transferred LSB first.
4
MSTR
Master mode enable
This bit switches the SPI operating between Master and Slave modes.
0 = The SPI is configured as Slave mode.
1 = The SPI is configured as Master mode.
3
CPOL
SPI clock polarity select
CPOL bit determines the idle state level of the SPI clock. See Figure 14.4. SPI
Clock Formats.
0 = The SPI clock is low in idle state.
1 = The SPI clock is high in idle state.
Jul. 20, 2018
Page 77 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
2
CPHA
Description
SPI clock phase select
CPHA bit determines the data sampling edge of the SPI clock. See Figure 14.4.
SPI Clock Formats.
0 = The data is sampled on the first edge of the SPI clock.
1 = The data is sampled on the second edge of the SPI clock.
SPCR2 – Serial Peripheral Control Register 2
7
6
5
4
Address: F3H, page 1
Bit
Name
7:2
-
1:0
SPIS[1:0]
3
-
2
-
1
0
SPIS1
SPIS0
R/W
R/W
Reset value: 0000 0000b
Description
Reserved
SPI Interval time selection between adjacent bytes
SPIS[1:0] and CPHA select eight grades of SPI interval time selection between
adjacent bytes. As below table:
CPHA
0
0
0
0
1
1
1
1
SPIS1
0
0
1
1
0
0
1
1
SPIS0
0
1
0
1
0
1
0
1
SPI clock
0.5
1.0
1.5
2.0
1.0
1.5
2.0
2.5
SPIS[1:0] are valid only under Master mode (MSTR = 1).
SPSR – Serial Peripheral Status Register
7
6
5
4
SPIF
WCOL
SPIOVF
MODF
R/W
R/W
R/W
R/W
Address: F4H
Bit
Name
3
DISMODF
R/W
2
TXBUF
R
1
0
Reset value: 0000 0000b
Description
7
SPIF
SPI complete flag
This bit is set to logic 1 via hardware while an SPI data transfer is complete or an
receiving data has been moved into the SPI read buffer. If ESPI (EIE .0) and EA
are enabled, an SPI interrupt will be required. This bit should be cleared via
software. Attempting to write to SPDR is inhibited if SPIF is set.
6
WCOL
Write collision error flag
This bit indicates a write collision event. Once a write collision event occurs, this
bit will be set. It should be cleared via software.
5
SPIOVF
SPI overrun error flag
This bit indicates an overrun event. Once an overrun event occurs, this bit will be
set. If ESPI and EA are enabled, an SPI interrupt will be required. This bit should
be cleared via software.
Jul. 20, 2018
Page 78 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
4
MODF
3
DISMODF
2
TXBUF
Description
Mode Fault error flag
This bit indicates a Mode Fault error event. If ̅̅̅̅ pin is configured as Mode Fault
input (MSTR = 1 and DISMODF = 0) and ̅̅̅̅ is pulled low by external devices, a
Mode Fault error occurs. Instantly MODF will be set as logic 1. If ESPI and EA
are enabled, an SPI interrupt will be required. This bit should be cleared via
software.
Disable Mode Fault error detection
This bit is used in combination with the SSOE (SPCR.7) bit to determine the
feature of ̅̅̅̅ pin as shown in Table 14-1. Slave Select Pin Configurations.
DISMODF is valid only in Master mode (MSTR = 1).
0 = Mode Fault detection Enabled. ̅̅̅̅ serves as input pin for Mode Fault
detection disregard of SSOE.
1 = Mode Fault detection Disabled. The feature of ̅̅̅̅ follows SSOE bit.
SPI writer data buffer status
This bit indicates the SPI transmit buffer status.
0 = SPI writer data buffer is empty
1 = SPI writer data buffer is full.
SPDR – Serial Peripheral Data Register
7
6
5
4
3
2
1
0
SPDR[7:0]
R/W
Address: F5H
Bit
7:0
Reset value: 0000 0000b
Name
Description
SPDR[7:0]
Serial peripheral data
This byte is used for transmitting or receiving data on SPI bus. A write of this
byte is a write to the shift register. A read of this byte is actually a read of the
read data buffer. In Master mode, a write to this register initiates transmission
and reception of a byte simultaneously.
AINDIDS – ADC Channel Digital Input Disconnect
7
6
5
4
P11DIDS
P03DIDS
P04DIDS
P05DIDS
R/W
R/W
R/W
R/W
Address: F6H
Bit
Name
n
Jul. 20, 2018
PnnDIDS
3
P06DIDS
R/W
2
P07DIDS
R/W
1
0
P30DIDS
P17DIDS
R/W
R/W
Reset value: 0000 0000b
Description
ADC Channel digital input disable
0 = ADC channel n digital input Enabled.
1 = ADC channel n digital input Disabled. ADC channel n is read always 0.
Page 79 of 276
Rev. 1.06
N76E003 Datasheet
EIPH – Extensive Interrupt Priority High[4]
7
6
5
4
PT2H
PSPIH
PFBH
PWDTH
R/W
R/W
R/W
R/W
Address: F7H
Bit
Name
3
PPWMH
R/W
2
PCAPH
R/W
1
0
PPIH
PI2CH
R/W
R/W
Reset value: 0000 0000b
Description
7
PT2H
Timer 2 interrupt priority high bit
6
PSPIH
SPI interrupt priority high bit
5
PFBH
Fault Brake interrupt priority high bit
4
PWDTH
WDT interrupt priority high bit
3
PPWMH
PWM interrupt priority high bit
2
PCAPH
Input capture interrupt priority high bit
1
PPIH
0
PI2CH
Pin interrupt priority high bit
2
I C interrupt priority high bit
[4] EIPH is used in combination with the EIP to determine the priority of each interrupt source. See Table
20-2. Interrupt Priority Level Setting for correct interrupt priority configuration.
Jul. 20, 2018
Page 80 of 276
Rev. 1.06
N76E003 Datasheet
SCON_1 – Serial Port 1 Control (bit-addressable)
7
6
5
4
SM0_1/FE_1
SM1_1
SM2_1
REN_1
R/W
R/W
R/W
R/W
Address: F8H
Bit
Name
7
SM0_1/FE_1
6
SM1_1
3
TB8_1
R/W
2
RB8_1
R/W
1
0
TI_1
RI_1
R/W
R/W
Reset value: 0000 0000b
Description
Serial port 1 mode select
SMOD0_1 (T3CON.6) = 0:
See Table 13-2. Serial Port 1 Mode Description for details.
SMOD0_1 (T3CON.6) = 1:
SM0_1/FE_1 bit is used as frame error (FE) status flag. It is cleared by
software.
0 = Frame error (FE) did not occur.
1 = Frame error (FE) occurred and detected.
5
SM2_1
Multiprocessor communication mode enable
The function of this bit is dependent on the serial port 1 mode.
Mode 0:
No effect.
Mode 1:
This bit checks valid stop bit.
0 = Reception is always valid no matter the logic level of stop bit.
1 = Reception is valid only when the received stop bit is logic 1 and
the received data matches “Given” or “Broadcast” address.
Mode 2 or 3:
For multiprocessor communication.
th
0 = Reception is always valid no matter the logic level of the 9 bit.
th
1 = Reception is valid only when the received 9 bit is logic 1 and
the received data matches “Given” or “Broadcast” address.
4
REN_1
Receiving enable
0 = Serial port 1 reception Disabled.
1 = Serial port 1 reception Enabled in Mode 1,2, or 3. In Mode 0, reception is
initiated by the condition REN_1 = 1 and RI_1 = 0.
3
TB8_1
9 transmitted bit
th
This bit defines the state of the 9 transmission bit in serial port 1 Mode 2 or 3.
It is not used in Mode 0 or 1.
2
RB8_1
9 received bit
th
The bit identifies the logic level of the 9 received bit in serial port 1 Mode 2 or
3. In Mode 1, RB8_1 is the logic level of the received stop bit. SM2 _1 bit as
logic 1 has restriction for exception. RB8_1 is not used in Mode 0.
1
TI_1
Transmission interrupt flag
This flag is set by hardware when a data frame has been transmitted by the
th
serial port 1 after the 8 bit in Mode 0 or the last data bit in other modes. When
the serial port 1 interrupt is enabled, setting this bit causes the CPU to execute
the serial port 1 interrupt service routine. This bit must be cleared manually via
software.
Jul. 20, 2018
th
th
Page 81 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
Description
0
RI_1
Receiving interrupt flag
This flag is set via hardware when a data frame has been received by the serial
th
port 1 after the 8 bit in Mode 0 or after sampling the stop bit in Mode 1, 2, or
3. SM2_1 bit as logic 1 has restriction for exception. When the serial port 1
interrupt is enabled, setting this bit causes the CPU to execute to the serial port
1 interrupt service routine. This bit must be cleared manually via software.
PDTEN – PWM Dead-time Enable (TA protected)
7
6
5
4
PDTCNT.8
R/W
Address: F9H
Bit
3
-
2
PDT45EN
R/W
1
0
PDT23EN
PDT01EN
R/W
R/W
Reset value: 0000 0000b
Name
Description
4
PDTCNT.8
PWM dead-time counter bit 8
See PDTCNT register.
2
PDT45EN
PWM4/5 pair dead-time insertion enable
This bit is valid only when PWM4/5 is under complementary mode.
0 = No delay on GP4/GP5 pair signals.
1 = Insert dead-time delay on the rising edge of GP4/GP5 pair signals.
1
PDT23EN
PWM2/3 pair dead-time insertion enable
This bit is valid only when PWM2/3 is under complementary mode.
0 = No delay on GP2/GP3 pair signals.
1 = Insert dead-time delay on the rising edge of GP2/GP3 pair signals.
0
PDT01EN
PWM0/1 pair dead-time insertion enable
This bit is valid only when PWM0/1 is under complementary mode.
0 = No delay on GP0/GP1 pair signals.
1 = Insert dead-time delay on the rising edge of GP0/GP1 pair signals.
PDTCNT – PWM Dead-time Counter (TA protected)
7
6
5
4
3
PDTCNT[7:0]
R/W
Address: FAH
Bit
7:0
2
1
0
Reset value: 0000 0000b
Name
Description
PDTCNT[7:0]
PWM dead-time counter low byte
This 8-bit field combined with PDTEN.4 forms a 9-bit PWM dead-time counter
PDTCNT. This counter is valid only when PWM is under complementary mode
and the correspond PDTEN bit for PWM pair is set.
PWM dead-time =
PDTCNT 1
.
FSYS
Note that user should not modify PDTCNT during PWM run time.
Jul. 20, 2018
Page 82 of 276
Rev. 1.06
N76E003 Datasheet
PMEN – PWM Mask Enable
7
6
5
PMEN5
R/W
Address: FBH
Bit
Name
n
PMENn
Name
n
PMDn
3
PMEN3
R/W
2
PMEN2
R/W
PWMn mask enable
0 = PWMn signal outputs from its PWM generator.
1 = PWMn signal is masked by PMDn.
5
PMD5
R/W
4
PMD4
R/W
3
PMD3
R/W
2
PMD2
R/W
PWMn mask data
The PWMn signal outputs mask data once its corresponding PMENn is set.
0 = PWMn signal is masked by 0.
1 = PWMn signal is masked by 1.
4
3
PORDIS[7:0]
W
2
Address: FDH, Page: 0
1
0
Reset value: 0000 0000b
Name
7:0
1
0
PMD1
PMD0
R/W
R/W
Reset value: 0000 0000b
Description
PORDIS – POR disable (TA protected)
7
6
5
Bit
1
0
PMEN1
PMEN0
R/W
R/W
Reset value: 0000 0000b
Description
PMD – PWM Mask Data
7
6
Address: FCH
Bit
4
PMEN4
R/W
Description
PORDIS[7:0]
POR disable
To first writing 5AH to the PORDIS and immediately followed by a writing of
A5H will disable POR.
Notice: Strongly suggests that disable POR function after power-on reset at the initial part of
Customer code. Please reference 24.1 Power-On Reset (POR) for more detail information.
EIP1 – Extensive Interrupt Priority 1[5]
7
6
5
Address: FEH, Page: 0
Bit
Name
2
PWKT
1
PT3
Jul. 20, 2018
4
-
3
-
2
PWKT
R/W
1
0
PT3
PS_1
R/W
R/W
Reset value: 0000 0000b
Description
WKT interrupt priority low bit
Timer 3 interrupt priority low bit
Page 83 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
Description
Serial port 1 interrupt priority low bit
PS_1
[5] EIP1 is used in combination with the EIPH1 to determine the priority of each interrupt source. See
Table 20-2. Interrupt Priority Level Setting for correct interrupt priority configuration.
0
EIPH1 – Extensive Interrupt Priority High 1[6]
7
6
5
4
Address: FFH, Page: 0
Bit
Name
2
PWKTH
1
PT3H
3
-
2
PWKTH
R/W
1
0
PT3H
PSH_1
R/W
R/W
Reset value: 0000 0000b
Description
WKT interrupt priority high bit
Timer 3 interrupt priority high bit
Serial port 1 interrupt priority high bit
PSH_1
[6] EIPH1 is used in combination with the EIP1 to determine the priority of each interrupt source. See
Table 20-2. Interrupt Priority Level Setting for correct interrupt priority configuration.
0
Jul. 20, 2018
Page 84 of 276
Rev. 1.06
N76E003 Datasheet
7. I/O PORT STRUCTURE AND OPERATION
The N76E003 has a maximum of 26 bit-addressable general I/O pins grouped as 4 ports, P0 to P3.
Each port has its port control register (Px register). The writing and reading of a port control register
have different meanings. A write to port control register sets the port output latch logic value, whereas
a read gets the port pin logic state. All I/O pins except P2.0 can be configured individually as one of
four I/O modes by software. These four modes are quasi-bidirectional (standard 8051 port structure),
push-pull, input-only, and open-drain modes. Each port spends two special function registers PxM1
and PxM2 to select the I/O mode of port Px. The list below illustrates how to select the I/O mode of
Px.n. Note that the default configuration of is input-only (high-impedance) after any reset except the
OCDDA and OCDCK pin, this two pins keep quasi mode with pull high resister about 600 LIRC clock
before change to input mode after reset
Table 7-1. Configuration for Different I/O Modes
PxM1.n
PxM2.n
I/O Type
0
0
Quasi-bidirectional
0
1
Push-pull
1
0
Input-only (high-impedance)
1
1
Open-drain
All I/O pins can be selected as TTL level inputs or Schmitt triggered inputs by selecting corresponding
bit in PxS register. Schmitt triggered input has better glitch suppression capability. All I/O pins also
have bit-controllable, slew rate select ability via software. The control registers are PxSR. By default,
the slew rate is slow. If user would like to increase the I/O output speed, setting the corresponding bit
in PxSR, the slew rate is selected in a faster level.
P2.0 is configured as an input-only pin when programming RPD (CONFIG0.2) as 0. Meanwhile, P2.0
is permanent in input-only mode and Schmitt triggered type. P2.0 also has an internal pull-up enabled
by P20UP (P2S.7). If RPD remains un-programmed, P2.0 pin functions as an external reset pin and
P2.0 is not available. A read of P2.0 bit is always 0. Meanwhile, the internal pull-up is always enabled.
7.1 Quasi-Bidirectional Mode
The quasi-bidirectional mode, as the standard 8051 I/O structure, can rule as both input and output.
When the port outputs a logic high, it is weakly driven, allowing an external device to pull the pin low.
When the pin is pulled low, it is driven strongly and able to sink a large current. In the quasibidirectional I/O structure, there are three pull-high transistors. Each of them serves different
purposes. One of these pull-highs, called the “very weak” pull-high, is turned on whenever the port
Jul. 20, 2018
Page 85 of 276
Rev. 1.06
N76E003 Datasheet
latch contains logic 1. he “very weak” pull-high sources a very small current that will pull the pin high
if it is left floating.
A second pull-high, called the “weak” pull-high, is turned on when the outside port pin itself is at logic 1
level. This pull-high provides the primary source current for a quasi-bidirectional pin that is outputting
1. If a pin which has logic 1 on it is pulled low by an external device, the “weak” pull-high turns off, and
only the “very weak” pull-high remains on. To pull the pin low under these conditions, the external
device has to sink enough current (larger than ITL) to overcome the “weak” pull-high and make the
voltage on the port pin below its input threshold (lower than VIL).
The third pull-high is the “strong” pull-high. This pull-high is used to speed up 0-to-1 transitions on a
quasi-bidirectional port pin when the port latch changes from logic 0 to logic 1. When this occurs, the
strong pull-high turns on for two-CPU-clock time to pull the port pin high quickly. Then it turns off and
“weak” and “very weak” pull-highs continue remaining the port pin high. The quasi-bidirectional port
structure is shown below.
VDD
2-CPU-clock
delay
P
Strong
P
Very
Weak
P
Weak
Port Pin
Port Latch
N
Input
Figure 7.1. Quasi-Bidirectional Mode Structure
7.2 Push-Pull Mode
The push-pull mode has the same pull-low structure as the quasi-bidirectional mode, but provides a
continuous strong pull-high when the port latch is written by logic 1. The push-pull mode is generally
used as output pin when more source current is needed for an output driving.
Jul. 20, 2018
Page 86 of 276
Rev. 1.06
N76E003 Datasheet
VDD
P
Strong
Port Pin
N
Port Latch
Input
Figure 7.2. Push-Pull Mode Structure
7.3 Input-Only Mode
Input-only mode provides true high-impedance input path. Although a quasi-bidirectional mode I/O can
also be an input pin, but it requires relative strong input source. Input-only mode also benefits to power
consumption reduction for logic 0 input always consumes current from VDD if in quasi-bidirectional
mode. User needs to take care that an input-only mode pin should be given with a determined voltage
level by external devices or resistors. A floating pin will induce leakage current especially in Powerdown mode.
Input
Port Pin
Figure 7.3. Input-Only Mode Structure
7.4 Open-Drain Mode
The open-drain mode turns off all pull-high transistors and only drives the pull-low of the port pin when
the port latch is given by logic 0. If the port latch is logic 1, it behaves as if in input-only mode. To be
2
used as an output pin generally as I C lines, an open-drain pin should add an external pull-high,
typically a resistor tied to VDD. User needs to take care that an open-drain pin with its port latch as
logic 1 should be given with a determined voltage level by external devices or resistors. A floating pin
will induce leakage current especially in Power-down mode.
Jul. 20, 2018
Page 87 of 276
Rev. 1.06
N76E003 Datasheet
Port Pin
N
Port Latch
Input
Figure 7.4. Open-Drain Mode Structure
7.5 Read-Modify-Write Instructions
nstructions that read a byte from F
or internal
A , modify it, and rewrite it back, are called “ ead-
Modify-Write” instructions. When the destination is an O port or a port bit, these instructions read the
internal output latch rather than the external pin state. This kind of instructions read the port SFR
value, modify it and write back to the port SFR. All “Read-Modify-Write” instructions are listed as
follows.
Instruction
Description
ANL
Logical AND. (ANL direct, A and ANL direct, #data)
ORL
Logical OR. (ORL direct, A and ORL direct, #data)
XRL
Logical exclusive OR. (XRL direct, A and XRL direct, #data)
JBC
Jump if bit = 1 and clear it. (JBC bit, rel)
CPL
Complement bit. (CPL bit)
INC
Increment. (INC direct)
DEC
Decrement. (DEC direct)
DJNZ
Decrement and jump if not zero. (DJNZ direct, rel)
MOV
bit, C
Move carry to bit. (MOV bit, C)
CLR
bit
Clear bit. (CLR bit)
SETB
bit
Set bit. (SETB bit)
The last three seem not obviously “ ead-Modify-Write” instructions but actually they are. They read
the entire port latch value, modify the changed bit, and then write the new value back to the port latch.
7.6 Control Registers of I/O Ports
The N76E003 has a lot of I/O control registers to provide flexibility in all kinds of applications. The
SFRs related with I/O ports can be categorized into four groups: input and output control, output mode
control, input type and sink current control, and output slew rate control. All of SFRs are listed as
follows.
Jul. 20, 2018
Page 88 of 276
Rev. 1.06
N76E003 Datasheet
7.6.1 Input and Output Data Control
These registers are I/O input and output data buffers. Reading gets the I/O input data. Writing forces
the data output. All of these registers are bit-addressable.
P0 – Port 0 (Bit-addressable)
7
6
5
P0.7
P0.6
P0.5
R/W
R/W
R/W
Address: 80H
Bit
Name
7:0
P0[7:0]
Name
7:0
P1[7:0]
Name
7:1
0
0
P2.0
Jul. 20, 2018
2
P0.2
R/W
1
0
P0.1
P0.0
R/W
R/W
Reset value: 1111 1111b
Port 0
Port 0 is an maximum 8-bit general purpose I/O port.
4
P1.4
R/W
3
P1.3
R/W
2
P1.2
R/W
1
0
P1.1
P1.0
R/W
R/W
Reset value: 1111 1111b
Description
Port 1
Port 1 is an maximum 8-bit general purpose I/O port.
P2 – Port 2 (Bit-addressable)
7
6
0
0
R
R
Address: A0H
Bit
3
P0.3
R/W
Description
P1 – Port 1 (Bit-addressable)
7
6
5
P1.7
P1.6
P1.5
R/W
R/W
R/W
Address: 90H
Bit
4
P0.4
R/W
5
0
R
4
0
R
3
0
R
2
0
R
1
0
0
P2.0
R
R
Reset value: 0000 000Xb
Description
Reserved
The bits are always read as 0.
Port 2 bit 0
P2.0 is an input-only pin when RPD (CONFIG0.2) is programmed as 0. When
leaving RPD un-programmed, P2.0 is always read as 0.
Page 89 of 276
Rev. 1.06
N76E003 Datasheet
P3 – Port 3 (Bit-addressable)
7
6
0
0
R
R
Address: B0H
Bit
Name
7:1
0
0
P3.0
5
0
R
4
0
R
3
0
R
2
0
R
1
0
0
P3.0
R
R/W
Reset value: 0000 0001b
Description
Reserved
The bits are always read as 0.
Port 3 bit 0
P3.0 is available only when the internal oscillator is used as the system clock. At
this moment, P3.0 functions as a general purpose I/O.
If the system clock is not selected as the internal oscillator, P3.0 pin functions as
OSCIN. A write to P3.0 is invalid and P3.0 is always read as 0.
7.6.2 Output Mode Control
These registers control output mode which is configurable among four modes: input-only, quasibidirectional, push-pull, or open-drain. Each pin can be configured individually. There is also a pull-up
control for P2.0 in P2S.7.
P0M1 – Port 0 Mode Select 1[1]
7
6
5
P0M1.7
P0M1.6
P0M1.5
R/W
R/W
R/W
Address: B1H, Page: 0
Bit
7:0
Name
Description
P0M1[7:0]
Port 0 mode select 1
P0M2 – Port 0 Mode Select 2[1]
7
6
5
P0M2.7
P0M2.6
P0M2.5
R/W
R/W
R/W
Address: B2H, Page: 0
Bit
4
P0M1.4
R/W
Name
4
P0M2.4
R/W
3
P0M1.3
R/W
2
P0M1.2
R/W
1
0
P0M1.1
P0M1.0
R/W
R/W
Reset value: 1111 1111b
3
P0M2.3
R/W
2
P0M2.2
R/W
1
0
P0M2.1
P0M2.0
R/W
R/W
Reset value: 0000 0000b
Description
7:0
P0M2[7:0] Port 0 mode select 2
[1] P0M1 and P0M2 are used in combination to determine the I/O mode of each pin of P0. See Table 7-1.
Configuration for Different I/O Modes.
Jul. 20, 2018
Page 90 of 276
Rev. 1.06
N76E003 Datasheet
P1M1 – Port 1 Mode Select 1[2]
7
6
5
P1M1.7
P1M1.6
P1M1.5
R/W
R/W
R/W
Address: B3H, Page: 0
Bit
7:0
4
P1M1.4
R/W
Name
Description
P1M1[7:0]
Port 1 mode select 1
P1M2 – Port 1 Mode Select 2[2]
7
6
5
P1M2.7
P1M2.6
P1M2.5
R/W
R/W
R/W
Address: B4H, Page: 0
Bit
Name
4
P1M2.4
R/W
3
P1M1.3
R/W
2
P1M1.2
R/W
1
0
P1M1.1
P1M1.0
R/W
R/W
Reset value: 1111 1111b
3
P1M2.3
R/W
2
P1M2.2
R/W
1
0
P1M2.1
P1M2.0
R/W
R/W
Reset value: 0000 0000b
Description
7:0
P1M2[7:0] Port 1 mode select 2.
[2] P1M1 and P1M2 are used in combination to determine the I/O mode of each pin of P1. See Table 7-1.
Configuration for Different I/O Modes.
P1M1.n
P1M2.n
I/O Type
0
0
Quasi-bidirectional
0
1
Push-pull
1
0
Input-only (high-impedance)
1
1
Open-drain
P2S – P20 Setting and Timer01 Output Enable
7
6
5
4
P20UP
R/W
Address: B5H
Bit
Name
7
Jul. 20, 2018
P20UP
3
T1OE
R/W
2
T0OE
R/W
1
0
P2S.0
R/W
Reset value: 0000 0000b
Description
P2.0 pull-up enable
0 = P2.0 pull-up Disabled.
1 = P2.0 pull-up Enabled.
This bit is valid only when RPD (CONFIG0.2) is programmed as 0. When
selecting as a ̅̅̅̅̅̅ pin, the pull-up is always enabled.
Page 91 of 276
Rev. 1.06
N76E003 Datasheet
P3M1 – Port 3 Mode Select 1
7
6
Address: ACH, Page: 0
Bit
Name
0
P3M1.0
5
-
Name
3
-
2
-
1
0
P3M1.0[3]
R/W
Reset value: 0000 0001b
3
-
2
-
1
0
P3M2.0[3]
R/W
Reset value: 0000 0000b
Description
Port 3 mode select 1
P3M2 – Port 3 Mode Select 2
7
6
Address: ADH, Page: 0
Bit
4
-
5
-
4
-
Description
Port 3 mode select 2
0
P3M2.0
[3] P3M1 and P3M2 are used in combination to determine the I/O mode of each pin of P3. See Table 7-1.
Configuration for Different I/O Modes.
P3M1.n
P3M2.n
I/O Type
0
0
Quasi-bidirectional
0
1
Push-pull
1
0
Input-only (high-impedance)
1
1
Open-drain
7.6.3 Input Type
Each I/O pin can be configured individually as TTL input or Schmitt triggered input. Note that all of PxS
registers are accessible by switching SFR page to page 1.
P0S – Port 0 Schmitt Triggered Input
7
6
5
P0S.7
P0S.6
P0S.5
R/W
R/W
R/W
Address: B1H, Page: 1
Bit
Name
n
Jul. 20, 2018
P0S.n
4
P0S.4
R/W
3
P0S.3
R/W
2
P0S.2
R/W
1
0
P0S.1
P0S.0
R/W
R/W
Reset value: 0000 0000b
Description
P0.n Schmitt triggered input
0 = TTL level input of P0.n.
1 = Schmitt triggered input of P0.n.
Page 92 of 276
Rev. 1.06
N76E003 Datasheet
P1S – Port 1 Schmitt Triggered Input
7
6
5
P1S.7
P1S.6
P1S.5
R/W
R/W
R/W
Address: B3H, Page: 1
Bit
Name
4
P1S.4
R/W
3
P1S.3
R/W
P1S.7
P1.7 Schmitt triggered input
0 = TTL level input of P1.7.
1 = Schmitt triggered input of P1.7.
6
P1S.6
P1.6 Schmitt triggered input
0 = TTL level input of P1.6.
1 = Schmitt triggered input of P1.6.
5
P1S.5
P1.5 Schmitt triggered input
0 = TTL level input of P1.5.
1 = Schmitt triggered input of P1.5.
4
P1S.4
P1.4 Schmitt triggered input
0 = TTL level input of P1.4.
1 = Schmitt triggered input of P1.4.
3
P1S.3
P1.3 Schmitt triggered input
0 = TTL level input of P1.3.
1 = Schmitt triggered input of P1.3.
2
P1S.2
P1.2 Schmitt triggered input
0 = TTL level input of P1.2.
1 = Schmitt triggered input of P1.2.
1
P1S.1
P1.1 Schmitt triggered input
0 = TTL level input of P1.1.
1 = Schmitt triggered input of P1.1.
0
P1S.0
P1.0 Schmitt triggered input
0 = TTL level input of P1.0.
1 = Schmitt triggered input of P1.0.
P2S – P20 Setting and Timer01 Output Enable
7
6
5
4
P20UP
R/W
Address: B5H
Name
0
Jul. 20, 2018
P2S.0
1
0
P1S.1
P1S.0
R/W
R/W
Reset value: 0000 0000b
2
T0OE
R/W
1
0
P2S.0
R/W
Reset value: 0000 0000b
Description
7
Bit
2
P1S.2
R/W
3
T1OE
R/W
Description
P2.0 Schmitt triggered input
0 = TTL level input of P2.0.
1 = Schmitt triggered input of P2.0.
Page 93 of 276
Rev. 1.06
N76E003 Datasheet
P3S – Port 3 Schmitt Triggered Input
7
6
5
Address: ACH, Page: 1
Bit
Name
0
P3S.0
4
-
3
-
2
-
1
0
P3S.0
R/W
Reset value: 0000 0000b
Description
P3.0 Schmitt triggered input
0 = TTL level input of P3.0.
1 = Schmitt triggered input of P3.0.
7.6.4 Output Slew Rate Control
Slew rate for each I/O pin is configurable individually. By default, each pin is in normal slew rate mode.
User can set each control register bit to enable high-speed slew rate for the corresponding I/O pin.
Note that all PxSR registers are accessible by switching SFR page to page 1.
P0SR – Port 0 Slew Rate
7
6
P0SR.7
P0SR.6
R/W
R/W
Address: B2H, Page: 1
Bit
Name
n
P0SR.n
P1SR – Port 1 Slew Rate
7
6
P1SR.7
P1SR.6
R/W
R/W
Address: B4H, Page: 1
Bit
Name
n
Jul. 20, 2018
P1SR.n
5
P0SR.5
R/W
4
P0SR.4
R/W
3
P0SR.3
R/W
2
P0SR.2
R/W
1
0
P0SR.1
P0SR.0
R/W
R/W
Reset value: 0000 0000b
2
P1SR.2
R/W
1
0
P1SR.1
P1SR.0
R/W
R/W
Reset value: 0000 0000b
Description
P0.n slew rate
0 = P0.n normal output slew rate.
1 = P0.n high-speed output slew rate.
5
P1SR.5
R/W
4
P1SR.4
R/W
3
P1SR.3
R/W
Description
P1.n slew rate
0 = P1.n normal output slew rate.
1 = P1.n high-speed output slew rate.
Page 94 of 276
Rev. 1.06
N76E003 Datasheet
P3SR – Port 3 Slew Rate
7
6
Address: ADH, Page: 1
Bit
Name
0
Jul. 20, 2018
P3SR.0
5
-
4
-
3
-
2
-
1
0
P3SR.0
R/W
Reset value: 0000 0000b
Description
P3.n slew rate
0 = P3.0 normal output slew rate.
1 = P3.0 high-speed output slew rate.
Page 95 of 276
Rev. 1.06
N76E003 Datasheet
8. TIMER/COUNTER 0 AND 1
Timer/Counter 0 and 1 on N76E003 are two 16-bit Timers/Counters. Each of them has two 8-bit
registers those form the 16-bit counting register. For Timer/Counter 0 they are TH0, the upper 8-bit
register, and TL0, the lower 8-bit register. Similarly Timer/Counter 1 has two 8-bit registers, TH1 and
TL1. TCON and TMOD can configure modes of Timer/Counter 0 and 1.
The Timer or Counter function is selected by the
̅ bit in TMOD. Each Timer/Counter has its own
selection bit. TMOD.2 selects the function for Timer/Counter 0 and TMOD.6 selects the function for
Timer/Counter 1
When configured as a “Timer”, the timer counts the system clock cycles. The timer clock is 1/12 of the
system clock (FSYS) for standard 8051 capability or direct the system clock for enhancement, which is
selected by T0M (CKCON.3) bit for Timer 0 and T1M (CKCON.4) bit for Timer 1. In the “Counter”
mode, the countering register increases on the falling edge of the external input pin T0. If the sampled
value is high in one clock cycle and low in the next, a valid 1-to-0 transition is recognized on T0 or T1
pin.
The Timers 0 and 1 can be configured to automatically toggle a port output whenever a timer overflow
occurs. The same device pins that are used for the T0 and T1 count inputs are also used for the timer
toggle outputs. This function is enabled by control bits T0OE and T1OE in the P2S register, and apply
to Timer 0 and Timer 1 respectively. The port outputs will be logic 1 prior to the first timer overflow
when this mode is turned on. In order for this mode to function, the
̅ bit should be cleared selecting
the system clock as the clock source for the timer.
Note that the TH0 (TH1) and TL0 (TL1) are accessed separately. It is strongly recommended that in
mode 0 or 1, user should stop Timer temporally by clearing TR0 (TR1) bit before reading from or
writing to TH0 (TH1) and TL0 (TL1). The free-running reading or writing may cause unpredictable
result.
TMOD – Timer 0 and 1 Mode
7
6
̅
GATE
R/W
Address: 89H
Bit
R/W
Name
7
Jul. 20, 2018
GATE
5
M1
4
M0
3
GATE
2
̅
R/W
R/W
R/W
R/W
1
M1
0
M0
R/W
R/W
Reset value: 0000 0000b
Description
Timer 1 gate control
0 = Timer 1 will clock when TR1 is 1 regardless of ̅̅̅̅̅̅̅ logic level.
1 = Timer 1 will clock only when TR1 is 1 and ̅̅̅̅̅̅̅ is logic 1.
Page 96 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
6
̅
5
M1
4
M0
3
GATE
2
̅
1
M1
0
M0
Description
Timer 1 Counter/Timer select
0 = Timer 1 is incremented by internal system clock.
1 = Timer 1 is incremented by the falling edge of the external pin T1.
Timer 1 mode select
M1
M0
Timer 1 Mode
0
0
Mode 0: 13-bit Timer/Counter
0
1
Mode 1: 16-bit Timer/Counter
1
0
Mode 2: 8-bit Timer/Counter with auto-reload from TH1
1
1
Mode 3: Timer 1 halted
Timer 0 gate control
0 = Timer 0 will clock when TR0 is 1 regardless of ̅̅̅̅̅̅̅ logic level.
1 = Timer 0 will clock only when TR0 is 1 and ̅̅̅̅̅̅̅ is logic 1.
Timer 0 Counter/Timer select
0 = Timer 0 is incremented by internal system clock.
1 = Timer 0 is incremented by the falling edge of the external pin T0.
Timer 0 mode select
M1
M0
Timer 0 Mode
0
0
Mode 0: 13-bit Timer/Counter
0
1
Mode 1: 16-bit Timer/Counter
1
0
Mode 2: 8-bit Timer/Counter with auto-reload from TH0
1
1
Mode 3: TL0 as a 8-bit Timer/Counter and TH0 as a 8-bit
Timer
TCON – Timer 0 and 1 Control (Bit-addressable)
7
6
5
4
TF1
TR1
TF0
TR0
R/W
R/W
R/W
Name
Description
R/W
3
IE1
R (level)
R/W (edge)
Address: 88H
Bit
2
IT1
R/W
1
0
IE0
IT0
R (level)
R/W
R/W (edge)
Reset value: 0000 0000b
7
TF1
Timer 1 overflow flag
This bit is set when Timer 1 overflows. It is automatically cleared by hardware
when the program executes the Timer 1 interrupt service routine. This bit can be
set or cleared by software.
6
TR1
Timer 1 run control
0 = Timer 1 Disabled. Clearing this bit will halt Timer 1 and the current count will
be preserved in TH1 and TL1.
1 = Timer 1 Enabled.
5
TF0
Timer 0 overflow flag
This bit is set when Timer 0 overflows. It is automatically cleared via hardware
when the program executes the Timer 0 interrupt service routine. This bit can be
set or cleared by software.
4
TR0
Timer 0 run control
0 = Timer 0 Disabled. Clearing this bit will halt Timer 0 and the current count will
be preserved in TH0 and TL0.
1 = Timer 0 Enabled.
Jul. 20, 2018
Page 97 of 276
Rev. 1.06
N76E003 Datasheet
TL0 – Timer 0 Low Byte
7
6
5
4
3
2
1
0
TL0[7:0]
R/W
Address: 8AH
Bit
7:0
Reset value: 0000 0000b
Name
TL0[7:0]
TH0 – Timer 0 High Byte
7
6
Description
Timer 0 low byte
The TL0 register is the low byte of the 16-bit counting register of Timer 0.
5
4
3
2
1
0
TH0[7:0]
R/W
Address: 8CH
Bit
7:0
Reset value: 0000 0000b
Name
Description
TH0[7:0]
Timer 0 high byte
The TH0 register is the high byte of the 16-bit counting register of Timer 0.
TL1 – Timer 1 Low Byte
7
6
5
4
3
2
1
0
TL1[7:0]
R/W
Address: 8BH
Bit
7:0
Reset value: 0000 0000b
Name
TL1[7:0]
TH1 – Timer 1 High Byte
7
6
Description
Timer 1 low byte
The TL1 register is the low byte of the 16-bit counting register of Timer 1.
5
4
3
2
1
0
TH1[7:0]
R/W
Address: 8DH
Bit
7:0
Jul. 20, 2018
Reset value: 0000 0000b
Name
Description
TH1[7:0]
Timer 1 high byte
The TH1 register is the high byte of the 16-bit counting register of Timer 1.
Page 98 of 276
Rev. 1.06
N76E003 Datasheet
CKCON – Clock Control
7
6
PWMCKS
R/W
Address: 8EH
Bit
Name
5
-
4
T1M
R/W
3
T0M
R/W
2
-
1
0
CLOEN
R/W
Reset value: 0000 0000b
Description
4
T1M
Timer 1 clock mode select
0 = The clock source of Timer 1 is the system clock divided by 12. It maintains
standard 8051 compatibility.
1 = The clock source of Timer 1 is direct the system clock.
3
T0M
Timer 0 clock mode select
0 = The clock source of Timer 0 is the system clock divided by 12. It maintains
standard 8051 compatibility.
1 = The clock source of Timer 0 is direct the system clock.
P2S – P20 Setting and Timer01 Output Enable
7
6
5
4
P20UP
R/W
Address: B5H
Bit
Name
3
T1OE
R/W
2
T0OE
R/W
1
0
P2S.0
R/W
Reset value: 0000 0000b
Description
3
T1OE
Timer 1 output enable
0 = Timer 1 output Disabled.
1 = Timer 1 output Enabled from T1 pin.
ote that imer output should be enabled only when operating in its “ imer”
mode.
2
T0OE
Timer 0 output enable
0 = Timer 0 output Disabled.
1 = Timer 0 output Enabled from T0 pin.
ote that imer output should be enabled only when operating in its “ imer”
mode.
8.1 Mode 0 (13-Bit Timer)
In Mode 0, the Timer/Counter is a 13-bit counter. The 13-bit counter consists of TH0 (TH1) and the
five lower bits of TL0 (TL1). The upper three bits of TL0 (TL1) are ignored. The Timer/Counter is
enabled when TR0 (TR1) is set and either GATE is 0 or ̅̅̅̅̅̅̅ (̅̅̅̅̅̅̅) is 1. Gate setting as 1 allows the
Timer to calculate the pulse width on external input pin ̅̅̅̅̅̅̅ (̅̅̅̅̅̅̅). When the 13-bit value moves
from 1FFFH to 0000H, the Timer overflow flag TF0 (TF1) is set and an interrupt occurs if enabled.
Jul. 20, 2018
Page 99 of 276
Rev. 1.06
N76E003 Datasheet
1/12
T0M (CKCON.3)
(T1M (CKCON.4))
0
FSYS
1
C/T
0
1
T0 (T1) pin
0
TL0 (TL1)
4
0
TR0 (TR1)
7
TF0
(TF1)
7
TH0 (TH1)
Timer Interrupt
T0 (T1) pin
GATE
T0OE (P2S.2)
(T1OE(P2S.3))
INT0 (INT1) pin
Figure 8.1. Timer/Counters 0 and 1 in Mode 0
8.2 Mode 1 (16-Bit Timer)
Mode 1 is similar to Mode 0 except that the counting registers are fully used as a 16-bit counter. Rollover occurs when a count moves FFFFH to 0000H. The Timer overflow flag TF0 (TF1) of the relevant
Timer/Counter is set and an interrupt will occurs if enabled.
1/12
T0M (CKCON.3)
(T1M (CKCON.4))
0
FSYS
1
C/T
0
1
TL0 (TL1)
T0 (T1) pin
TR0 (TR1)
0
7
0
7
TF0
(TF1)
TH0 (TH1)
Timer Interrupt
T0 (T1) pin
GATE
T0OE (P2S.2)
(T1OE(P2S.3))
INT0 (INT1) pin
Figure 8.2. Timer/Counters 0 and 1 in Mode 1
8.3 Mode 2 (8-Bit Auto-Reload Timer)
In Mode 2, the Timer/Counter is in auto-reload mode. In this mode, TL0 (TL1) acts as an 8-bit count
register whereas TH0 (TH1) holds the reload value. When the TL0 (TL1) register overflow, the TF0
(TF1) bit in TCON is set and TL0 (TL1) is reloaded with the contents of TH0 (TH1) and the counting
process continues from here. The reload operation leaves the contents of the TH0 (TH1) register
Jul. 20, 2018
Page 100 of 276
Rev. 1.06
N76E003 Datasheet
unchanged. This feature is best suitable for UART baud rate generator for it runs without continuous
software intervention. Note that only Timer1 can be the baud rate source for UART. Counting is
enabled by setting the TR0 (TR1) bit as 1 and proper setting of GATE and ̅̅̅̅̅̅̅ (̅̅̅̅̅̅̅) pins. The
functions of GATE and ̅̅̅̅̅̅̅ (̅̅̅̅̅̅̅) pins are just the same as Mode 0 and 1.
1/12
T0M (CKCON.3)
(T1M (CKCON.4))
0
FSYS
1
C/T
0
1
TL0 (TL1)
T0 (T1) pin
0
TF0
(TF1)
7
Timer Interrupt
T0 (T1) pin
TR0 (TR1)
0
GATE
7
T0OE (P2S.2)
(T1OE(P2S.3))
TH0 (TH1)
INT0 (INT1) pin
Figure 8.3. Timer/Counters 0 and 1 in Mode 2
8.4 Mode 3 (Two Separate 8-Bit Timers)
Mode 3 has different operating methods for Timer 0 and Timer 1. For Timer/Counter 1, Mode 3 simply
freezes the counter. Timer/Counter 0, however, configures TL0 and TH0 as two separate 8 bit count
registers in this mode. TL0 uses the Timer/Counter 0 control bits
̅, GATE, TR0, ̅̅̅̅̅̅̅, and TF0.
The TL0 also can be used as a 1-to-0 transition counter on pin T0 as determined by
̅ (TMOD.2).
TH0 is forced as a clock cycle counter and takes over the usage of TR1 and TF1 from Timer/Counter
1. Mode 3 is used in case that an extra 8 bit timer is needed. If Timer/Counter 0 is configured in Mode
3, Timer/Counter 1 can be turned on or off by switching it out of or into its own Mode 3. It can still be
used in Modes 0, 1 and 2 although its flexibility is restricted. It no longer has control over its overflow
flag TF1 and the enable bit TR1. However Timer 1 can still be used as a Timer/Counter and retains
the use of GATE, ̅̅̅̅̅̅̅ pin and T1M. It can be used as a baud rate generator for the serial port or
other application not requiring an interrupt.
Jul. 20, 2018
Page 101 of 276
Rev. 1.06
N76E003 Datasheet
1/12
T0M (CKCON.3)
0
FSYS
1
C/T
0
1
T0 pin
TL0
0
7
TF0
Timer 0 Interrupt
T0 pin
T0OE (P2S.2)
TR0
GATE
TH0
INT0 pin
TR1
0
7
TF1
Timer 1 Interrupt
T1 pin
T1OE(P2S.3)
Figure 8.4. Timer/Counter 0 in Mode 3
Jul. 20, 2018
Page 102 of 276
Rev. 1.06
N76E003 Datasheet
9. TIMER 2 AND INPUT CAPTURE
Timer 2 is a 16-bit up counter cascaded with TH2, the upper 8 bits register, and TL2, the lower 8 bit
register. Equipped with RCMP2H and RCMP2L, Timer 2 can operate under compare mode and auto̅̅̅̅̅̅ (T2CON.0). An 3-channel input capture module makes Timer 2
reload mode selected by
detect and measure the width or period of input pulses. The results of 3 input captures are stores in
C0H and C0L, C1H and C1L, C2H and C2L individually. The clock source of Timer 2 is from the
system clock pre-scaled by a clock divider with 8 different scales for wide field application. The clock is
enabled when TR2 (T2CON.2) is 1, and disabled when TR2 is 0. The following registers are related to
Timer 2 function.
C0L
P1.5/IC7
P0.5/IC6
P0.3/IC5
P0.1/IC4
P0.4/IC3
P0.0/IC3
P1.0/IC2
P1.1/IC1
P1.2/IC0
1000
0111
0110
0101
0100
0011
0010
0001
0000
CAP1
CAP2
CAPF0
CAPF0
[00]
CAP0
C0H
CAPF1
Noise
Filter
Input Capture Interrupt
[01]
CAPF2
ENF0
(CAPCON2.4)
[10]
or
CAPEN0
(CAPCON0.4)
CAP0LS[1:0]
(CAPCON1[1:0])
Input Capture 0 Module
Input Capture 1 Module
Input Capture 2 Module
Input Capture Flags (CAPF[2:0])
CAPF0
CAPF1
CAPF2
Clear Timer 2
[1]
CAPCR
(T2MOD.3)
CMPCR
(T2MOD.2)
Clear
Counter
Clear Timer 2
FSYS
Pre-scalar
T2DIV[2:0]
(T2MOD[6:4])
TL2
TH2
TF2
Timer 2 Interrupt
TR2
(T2CON.2)
CAPF0
CAPF1
CAPF2
LDTS[1:0]
(T2MOD[1:0])
00
01
10
11
=
LDEN[1]
(T2MOD.7)
RCMP2L
RCMP2H
Timer 2 Module
[1] Once CAPCR and LDEN are both set, an input capture event only clears TH2 and TL2 without reloading RCMP2H and RCMP2L contents.
Figure 9.1. Timer 2 Block Diagram
Jul. 20, 2018
Page 103 of 276
Rev. 1.06
N76E003 Datasheet
T2CON – Timer 2 Control
7
6
TF2
R/W
Address: C8H
Bit
Name
5
-
4
-
3
-
2
TR2
R/W
1
0
̅̅̅̅̅̅
R/W
Reset value: 0000 0000b
Description
7
TF2
Timer 2 overflow flag
This bit is set when Timer 2 overflows or a compare match occurs. If the Timer 2
interrupt and the global interrupt are enable, setting this bit will make CPU execute
Timer 2 interrupt service routine. This bit is not automatically cleared via hardware
and should be cleared via software.
2
TR2
Timer 2 run control
0 = Timer 2 Disabled. Clearing this bit will halt Timer 2 and the current count will
be preserved in TH2 and TL2.
1 = Timer 2 Enabled.
0
̅̅̅̅̅̅
T2MOD – Timer 2 Mode
7
6
LDEN
R/W
Address: C9H
Bit
Name
Timer 2 compare or auto-reload mode select
This bit selects Timer 2 functioning mode.
0 = Auto-reload mode.
1 = Compare mode.
5
T2DIV[2:0]
R/W
4
3
CAPCR
R/W
2
CMPCR
R/W
1
0
LDTS[1:0]
R/W
Reset value: 0000 0000b
Description
Enable auto-reload
0 = Reloading RCMP2H and RCMP2L to TH2 and TL2 Disabled.
1 = Reloading RCMP2H and RCMP2L to TH2 and TL2 Enabled.
7
LDEN
6:4
T2DIV[2:0]
3
CAPCR
Capture auto-clear
This bit is valid only under Timer 2 auto-reload mode. It enables hardware autoclearing TH2 and TL2 counter registers after they have been transferred in to
RCMP2H and RCMP2L while a capture event occurs.
0 = Timer 2 continues counting when a capture event occurs.
1 = Timer 2 value is auto-cleared as 0000H when a capture event occurs.
2
CMPCR
Compare match auto-clear
This bit is valid only under Timer 2 compare mode. It enables hardware autoclearing TH2 and TL2 counter registers after a compare match occurs.
0 = Timer 2 continues counting when a compare match occurs.
1 = Timer 2 value is auto-cleared as 0000H when a compare match occurs.
Jul. 20, 2018
Timer 2 clock divider
000 = Timer 2 clock divider is 1/1.
001 = Timer 2 clock divider is 1/4.
010 = Timer 2 clock divider is 1/16.
011 = Timer 2 clock divider is 1/32.
100 = Timer 2 clock divider is 1/64.
101 = Timer 2 clock divider is 1/128.
110 = Timer 2 clock divider is 1/256.
111 = Timer 2 clock divider is 1/512.
Page 104 of 276
Rev. 1.06
N76E003 Datasheet
Bit
1:0
Name
Description
LDTS[1:0]
Auto-reload trigger select
These bits select the reload trigger event.
00 = Reload when Timer 2 overflows.
01 = Reload when input capture 0 event occurs.
10 = Reload when input capture 1 event occurs.
11 = Reload when input capture 2 event occurs.
RCMP2L – Timer 2 Reload/Compare Low Byte
7
6
5
4
3
RCMP2L[7:0]
R/W
Address: CAH
Bit
7:0
Name
7:0
RCMP2L[7:0]
Name
0
Reset value: 0000 0000b
Timer 2 reload/compare low byte
This register stores the low byte of compare value when Timer 2 is
configured in compare mode. Also it holds the low byte of the reload value in
auto-reload mode.
2
1
0
Reset value: 0000 0000b
Description
RCMP2H[7:0]
TL2 – Timer 2 Low Byte
7
6
1
Description
RCMP2H – Timer 2 Reload/Compare High Byte
7
6
5
4
3
RCMP2H[7:0]
R/W
Address: CBH
Bit
2
Timer 2 reload/compare high byte
This register stores the high byte of compare value when Timer 2 is
configured in compare mode. Also it holds the high byte of the reload value
in auto-reload mode.
5
4
3
2
1
0
TL2[7:0]
R/W
Address: CCH, Page:0
Bit
7:0
Jul. 20, 2018
Name
TL2[7:0]
Reset value: 0000 0000b
Description
Timer 2 low byte
The TL2 register is the low byte of the 16-bit counting register of Timer 2.
Page 105 of 276
Rev. 1.06
N76E003 Datasheet
TH2 – Timer 2 High Byte
7
6
5
4
3
2
1
0
TH2[7:0]
R/W
Address: CDH, Page:0
Bit
7:0
Reset value: 0000 0000b
Name
Description
TH2[7:0]
Timer 2 high byte
The TH2 register is the high byte of the 16-bit counting register of Timer 2.
Note that the TH2 and TL2 are accessed separately. It is strongly recommended that user stops Timer
2 temporally by clearing TR2 bit before reading from or writing to TH2 and TL2. The free-running
reading or writing may cause unpredictable result.
Jul. 20, 2018
Page 106 of 276
Rev. 1.06
N76E003 Datasheet
9.1 Auto-Reload Mode
̅̅̅̅̅̅ . In this mode RCMP2H and
The Timer 2 is configured as auto-reload mode by clearing
RCMP2L registers store the reload value. The contents in RCMP2H and RCMP2L transfer into TH2
and TL2 once the auto-reload event occurs if setting LDEN bit. The event can be the Timer 2 overflow
or one of the triggering event on any of enabled input capture channel depending on the LDTS[1:0]
(T2MOD[1:0]) selection. Note that once CAPCR (T2MOD.3) is set, an input capture event only clears
TH2 and TL2 without reloading RCMP2H and RCMP2L contents.
C0L
P1.5/IC7
P0.5/IC6
P0.3/IC5
P0.1/IC4
P0.4/IC3
P0.0/IC3
P1.0/IC2
P1.1/IC1
P1.2/IC0
1000
0111
0110
0101
0100
0011
0010
0001
0000
Noise
Filter
CAP1
CAPF1
[10]
Input Capture Interrupt
CAPF2
[01]
ENF0
(CAPCON2.4)
CAP2
CAPF0
CAPF0
[00]
CAP0
C0H
or
CAPEN0
(CAPCON0.4)
CAP0LS[1:0]
(CAPCON1[1:0])
Input Capture 0 Module
Input Capture 1 Module
Input Capture Flags CAPF[2:0]
Input Capture 2 Module
CAPF0
CAPF1
CAPF2
Clear Timer 2
FSYS
Pre-scalar
T2DIV[2:0]
(T2MOD[6:4])
TL2
TH2
RCMP2L
RCMP2H
CAPCR[1]
(T2MOD.3)
TF2
Timer 2 Interrupt
TR2
(T2CON.2)
CAPF0
CAPF1
CAPF2
LDTS[1:0]
(T2MOD[1:0])
00
01
10
11
LDEN[1]
(T2MOD.7)
Timer 2 Module
[1] Once CAPCR and LDEN are both set, an input capture event only clears TH2 and TL2 without reloading RCMP2H and RCMP2L contents.
Figure 9.2. Timer 2 Auto-Reload Mode and Input Capture Module Functional Block Diagram
Jul. 20, 2018
Page 107 of 276
Rev. 1.06
N76E003 Datasheet
9.2 Compare Mode
Timer 2 can also be configured as the compare mode by setting
̅̅̅̅̅̅. In this mode RCMP2H and
RCMP2L registers serve as the compare value registers. As Timer 2 up counting, TH2 and TL2 match
RCMP2H and RCMP2L, TF2 (T2CON.7) will be set by hardware to indicate a compare match event.
Setting CMPCR (T2MOD.2) makes the hardware to clear Timer 2 counter as 0000H automatically
after a compare match has occurred.
C0L
P1.5/IC7
P0.5/IC6
P0.3/IC5
P0.1/IC4
P0.4/IC3
P0.0/IC3
P1.0/IC2
P1.1/IC1
P1.2/IC0
1000
0111
0110
0101
0100
0011
0010
0001
0000
Noise
Filter
CAP1
CAPF1
[10]
Input Capture Interrupt
CAPF2
[01]
ENF0
(CAPCON2.4)
CAP2
CAPF0
CAPF0
[00]
CAP0
C0H
or
CAPEN0
(CAPCON0.4)
CAP0LS[1:0]
(CAPCON1[1:0])
Input Capture 0 Module
Input Capture 1 Module
Input Capture 2 Module
CMPCR
(T2MOD.2)
Clear Timer 2
FSYS
Pre-scalar
T2DIV[2:0]
(T2MOD[6:4])
TL2
TR2
(T2CON.2)
TH2
=
RCMP2L
TF2
Timer 2 Interrupt
RCMP2H
Timer 2 Module
Figure 9.3. Timer 2 Compare Mode and Input Capture Module Functional Block Diagram
9.3 Input Capture Module
The input capture module along with Timer 2 implements the input capture function. The input capture
module is configured through CAPCON0~2 registers. The input capture module supports 3-channel
inputs (CAP0, CAP1, and CAP2) that share 9 I/O pins (P1.5, P1[2:0], P0.0, P0.1 and P0[5:3]). The pin
mux select through CAPCON3 and CAPCON4. Each input channel consists its own noise filter, which
is enabled via setting ENF0~2 (CAPCON2[6:4]). It filters input glitches smaller than four system clock
cycles. Input capture channels has their own independent edge detector but share the unique Timer
2. Each trigger edge detector is selected individually by setting corresponding bits in CAPCON1. It
Jul. 20, 2018
Page 108 of 276
Rev. 1.06
N76E003 Datasheet
supports positive edge capture, negative edge capture, or any edge capture. Each input capture
channel has to set its own enabling bit CAPEN0~2 (CAPCON0[6:4]) before use.
While input capture channel is enabled and the selected edge trigger occurs, the content of the free
running Timer 2 counter, TH2 and TL2, will be captured, transferred, and stored into the capture
registers CnH and CnL. The edge triggering also causes CAPFn (CAPCON0.n) set by hardware. The
interrupt will also generate if the ECAP (EIE.2) and EA bit are both set. For three input capture flags
share the same interrupt vector, user should check CAPFn to confirm which channel comes the input
capture edge. These flags should be cleared by software.
The bit CAPCR (CAPCON2.3) benefits the implement of period calculation. Setting CAPCR makes the
hardware clear Timer 2 as 0000H automatically after the value of TH2 and TL2 have been captured
after an input capture edge event occurs. It eliminates the routine software overhead of writing 16-bit
counter or an arithmetic subtraction.
CAPCON0 – Input Capture Control 0
7
6
5
CAPEN2
CAPEN1
R/W
R/W
Address: 92H
Bit
4
CAPEN0
R/W
3
-
2
CAPF2
R/W
1
0
CAPF1
CAPF0
R/W
R/W
Reset value: 0000 0000b
Name
Description
6
CAPEN2
Input capture 2 enable
0 = Input capture channel 2 Disabled.
1 = Input capture channel 2 Enabled.
5
CAPEN1
Input capture 1 enable
0 = Input capture channel 1 Disabled.
1 = Input capture channel 1 Enabled.
4
CAPEN0
Input capture 0 enable
0 = Input capture channel 0 Disabled.
1 = Input capture channel 0 Enabled.
2
CAPF2
Input capture 2 flag
This bit is set by hardware if the determined edge of input capture 2 occurs. This
bit should cleared by software.
1
CAPF1
Input capture 1 flag
This bit is set by hardware if the determined edge of input capture 1 occurs. This
bit should cleared by software.
0
CAPF0
Input capture 0 flag
This bit is set by hardware if the determined edge of input capture 0 occurs. This
bit should cleared by software.
Jul. 20, 2018
Page 109 of 276
Rev. 1.06
N76E003 Datasheet
CAPCON1 – Input Capture Control 1
7
6
5
4
CAP2LS[1:0]
R/W
Address: 93H
Bit
Name
3
2
CAP1LS[1:0]
R/W
Description
5:4
CAP2LS[1:0]
Input capture 2 level select
00 = Falling edge.
01 = Rising edge.
10 = Either Rising or falling edge.
11 = Reserved.
3:2
CAP1LS[1:0]
Input capture 1 level select
00 = Falling edge.
01 = Rising edge.
10 = Either Rising or falling edge.
11 = Reserved.
1:0
CAP0LS[1:0]
Input capture 0 level select
00 = Falling edge.
01 = Rising edge.
10 = Either Rising or falling edge.
11 = Reserved.
CAPCON2 – Input Capture Control 2
7
6
5
ENF2
ENF1
R/W
R/W
Address: 94H
Bit
Name
4
ENF0
R/W
3
-
2
-
1
0
Reset value: 0000 0000b
Description
6
ENF2
Enable noise filer on input capture 2
0 = Noise filter on input capture channel 2 Disabled.
1 = Noise filter on input capture channel 2 Enabled.
5
ENF1
Enable noise filer on input capture 1
0 = Noise filter on input capture channel 1 Disabled.
1 = Noise filter on input capture channel 1 Enabled.
4
ENF0
Enable noise filer on input capture 0
0 = Noise filter on input capture channel 0 Disabled.
1 = Noise filter on input capture channel 0 Enabled.
C0L – Capture 0 Low Byte
7
6
1
0
CAP0LS[1:0]
R/W
Reset value: 0000 0000b
5
4
3
2
1
0
C0L[7:0]
R/W
Address: E4H
Bit
7:0
Jul. 20, 2018
Reset value: 0000 0000b
Name
C0L[7:0]
Description
Input capture 0 result low byte
The C0L register is the low byte of the 16-bit result captured by input capture 0.
Page 110 of 276
Rev. 1.06
N76E003 Datasheet
C0H – Capture 0 High Byte
7
6
5
4
3
2
1
0
C0H[7:0]
R/W
Address: E5H
Bit
7:0
Reset value: 0000 0000b
Name
Description
C0H[7:0]
Input capture 0 result high byte
The C0H register is the high byte of the 16-bit result captured by input capture 0.
C1L – Capture 1 Low Byte
7
6
5
4
3
2
1
0
C1L[7:0]
R/W
Address: E6H
Bit
7:0
Reset value: 0000 0000b
Name
C1L[7:0]
Description
Input capture 1 result low byte
The C1L register is the low byte of the 16-bit result captured by input capture 1.
C1H – Capture 1 High Byte
7
6
5
4
3
2
1
0
C1H[7:0]
R/W
Address: E7H
Bit
7:0
Reset value: 0000 0000b
Name
Description
C1H[7:0]
Input capture 1 result high byte
The C1H register is the high byte of the 16-bit result captured by input capture 1.
C2L – Capture 2 Low Byte
7
6
5
4
3
2
1
0
C2L[7:0]
R/W
Address: EDH
Bit
7:0
Jul. 20, 2018
Reset value: 0000 0000b
Name
C2L[7:0]
Description
Input capture 2 result low byte
The C2L register is the low byte of the 16-bit result captured by input capture 2.
Page 111 of 276
Rev. 1.06
N76E003 Datasheet
C2H – Capture 2 High Byte
7
6
5
4
3
2
1
0
C2H[7:0]
R/W
Address: EEH
Bit
7:0
Reset value: 0000 0000b
Name
Description
C2H[7:0]
Input capture 2 result high byte
The C2H register is the high byte of the 16-bit result captured by input capture 2.
CAPCON3 – Input Capture Control 3
7
6
5
CAP13
CAP12
CAP11
R/W
R/W
R/W
Address: F1H
Bit
4
CAP10
R/W
3
CAP03
R/W
Name
Description
[7:4]
CAP1[3:0]
Input capture channel 1 input pin select
0000 = P1.2/IC0
0001 = P1.1/IC1
0010 = P1.0/IC2
0011 = P0.0/IC3
0100 = P0.4/IC3
0101 = P0.1/IC4
0110 = P0.3/IC5
0111 = P0.5/IC6
1000 = P1.5/IC7
others = P1.2/IC0
[3:0]
CAP0[3:0]
Input capture channel 0 input pin select
0000 = P1.2/IC0
0001 = P1.1/IC1
0010 = P1.0/IC2
0011 = P0.0/IC3
0100 = P0.4/IC3
0101 = P0.1/IC4
0110 = P0.3/IC5
0111 = P0.5/IC6
1000 = P1.5/IC7
others = P1.2/IC0
Jul. 20, 2018
Page 112 of 276
2
CAP02
R/W
1
0
CAP01
CAP00
R/W
R/W
Reset value: 0000 0000b
Rev. 1.06
N76E003 Datasheet
CAPCON4 – Input Capture Control 4
7
6
5
Address: F2H
Bit
[3:0]
Jul. 20, 2018
4
-
3
CAP23
R/W
Name
Description
CAP2[3:0]
Input capture channel 2 input pin select
0000 = P1.2/IC0
0001 = P1.1/IC1
0010 = P1.0/IC2
0011 = P0.0/IC3
0100 = P0.4/IC3
0101 = P0.1/IC4
0110 = P0.3/IC5
0111 = P0.5/IC6
1000 = P1.5/IC7
others = P1.2/IC0
Page 113 of 276
2
CAP22
R/W
1
0
CAP21
CAP20
R/W
R/W
Reset value: 0000 0000b
Rev. 1.06
N76E003 Datasheet
10. TIMER 3
Timer 3 is implemented simply as a 16-bit auto-reload, up-counting timer. The user can select the prescale with T3PS[2:0] (T3CON[2:0]) and fill the reload value into RH3 and RL3 registers to determine
its overflow rate. User then can set TR3 (T3CON.3) to start counting. When the counter rolls over
FFFFH, TF3 (T3CON.4) is set as 1 and a reload is generated and causes the contents of the RH3 and
RL3 registers to be reloaded into the internal 16-bit counter. If ET3 (EIE1.1) is set as 1, Timer 3
interrupt service routine will be served. TF3 is auto-cleared by hardware after entering its interrupt
service routine.
Timer 3 can also be the baud rate clock source of both UARTs. For details, please see Section 13.5
“Baud Rate” on page 132.
FSYS
Pre-scalar
(1/1~1/128)
TR3
(T3CON.3)
T3PS[2:0]
(T3CON[2:0])
Timer 3
Overflow
Internal 16-bit Counter
0
7 0
RL3
TF3
(T3CON.4)
Timer 3 Interrupt
7
RH3
Figure 10.1. Timer 3 Block Diagram
T3CON – Timer 3 Control
7
6
SMOD_1
SMOD0_1
R/W
R/W
Address: C4H, Page:0
5
BRCK
R/W
4
TF3
R/W
3
TR3
R/W
2
1
0
T3PS[2:0]
R/W
Reset value: 0000 0000b
Bit
Name
4
TF3
Timer 3 overflow flag
This bit is set when Timer 3 overflows. It is automatically cleared by hardware
when the program executes the Timer 3 interrupt service routine. This bit can be
set or cleared by software.
3
TR3
Timer 3 run control
0 = Timer 3 is halted.
1 = Timer 3 starts running.
Note that the reload registers RH3 and RL3 can only be written when Timer 3 is
halted (TR3 bit is 0). If any of RH3 or RL3 is written if TR3 is 1, result is
unpredictable.
Jul. 20, 2018
Description
Page 114 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
2:0
T3PS[2:0]
Description
Timer 3 pre-scalar
These bits determine the scale of the clock divider for Timer 3.
000 = 1/1.
001 = 1/2.
010 = 1/4.
011 = 1/8.
100 = 1/16.
101 = 1/32.
110 = 1/64.
111 = 1/128.
RL3 – Timer 3 Reload Low Byte
7
6
5
4
3
2
1
0
RL3[7:0]
R/W
Address: C5H, Page:0
Bit
Name
7:0
RL3[7:0]
Reset value: 0000 0000b
Description
Timer 3 reload low byte
It holds the low byte of the reload value of Timer 3.
RH3 – Timer 3 Reload High Byte
7
6
5
4
3
2
1
0
RH3[7:0]
R/W
Address: C6H, Page:0
Bit
Name
7:0
RH3[7:0]
Jul. 20, 2018
Reset value: 0000 0000b
Description
Timer 3 reload high byte
It holds the high byte of the reload value of Time 3.
Page 115 of 276
Rev. 1.06
N76E003 Datasheet
11. WATCHDOG TIMER (WDT)
The N76E003 provides one Watchdog Timer (WDT). It can be configured as a time-out reset timer to
reset whole device. Once the device runs in an abnormal status or hangs up by outward interference,
a WDT reset recover the system. It provides a system monitor, which improves the reliability of the
system. Therefore, WDT is especially useful for system that is susceptible to noise, power glitches, or
electrostatic discharge. The WDT also can be configured as a general purpose timer, of which the
periodic interrupt serves as an event timer or a durational system supervisor in a monitoring system,
which is able to operate during Idle or Power-down mode. WDTEN[3:0] (CONFIG4[7:4]) initialize the
WDT to operate as a time-out reset timer or a general purpose timer.
CONFIG4
7
6
5
WDTEN[3:0]
R/W
Bit
7:4
4
3
-
2
1
0
Factory default value: 1111 1111b
Name
Description
WDTEN[3:0]
WDT enable
This field configures the WDT behavior after MCU execution.
1111 = WDT is Disabled. WDT can be used as a general purpose timer via
software control.
0101 = WDT is Enabled as a time-out reset timer and it stops running during
Idle or Power-down mode.
Others = WDT is Enabled as a time-out reset timer and it keeps running during
Idle or Power-down mode.
The WDT is implemented with a set of divider that divides the low-speed internal oscillator clock
nominal 10 kHz. The divider output is selectable and determines the time-out interval. When the timeout interval is fulfilled, it will wake the system up from Idle or Power-down mode and an interrupt event
will occur if WDT interrupt is enabled. If WDT is initialized as a time-out reset timer, a system reset will
occur after a period of delay if without any software action.
WDCON – Watchdog Timer Control (TA protected)
7
6
5
4
3
2
1
0
WDTR
WDCLR
WDTF
WIDPD
WDTRF[1]
WDPS[2:0][2]
R/W
R/W
R/W
R/W
R/W
R/W
Address: AAH
Reset value: see Table 6-2. SFR Definitions and Reset Values
Bit
Name
7
Jul. 20, 2018
WDTR
Description
WDT run
This bit is valid only when control bits in WDTEN[3:0] (CONFIG4[7:4]) are all 1.
At this time, WDT works as a general purpose timer.
0 = WDT Disabled.
1 = WDT Enabled. The WDT counter starts running.
Page 116 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
Description
6
WDCLR
WDT clear
Setting this bit will reset the WDT count to 00H. It puts the counter in a known
state and prohibit the system from unpredictable reset. The meaning of writing
and reading WDCLR bit is different.
Writing:
0 = No effect.
1 = Clearing WDT counter.
Reading:
0 = WDT counter is completely cleared.
1 = WDT counter is not yet cleared.
5
WDTF
WDT time-out flag
This bit indicates an overflow of WDT counter. This flag should be cleared by
software.
4
WIDPD
WDT running in Idle or Power-down mode
This bit is valid only when control bits in WDTEN[3:0] (CONFIG4[7:4]) are all 1. It
decides whether WDT runs in Idle or Power-down mode when WDT works as a
general purpose timer.
0 = WDT stops running during Idle or Power-down mode.
1 = WDT keeps running during Idle or Power-down mode.
3
WDTRF
WDT reset flag
When the CPU is reset by WDT time-out event, this bit will be set via hardware.
This flag is recommended to be cleared via software after reset.
WDT clock pre-scalar select
These bits determine the pre-scale of WDT clock from 1/1 through 1/256. See
Note: When register CKDIV value is not equal 00H, the system clock
frequency will be divided, if under this condition after MCU into power
down mode, the WDT Reset will fail. So suggest use WKT to wakeup
N76E003 when into power down mode.
Table 11-1. The default is the maximum pre-scale value.
[1] WDTRF will be cleared after power-on reset, be set after WDT reset, and remains unchanged after any other
resets.
[2] WDPS[2:0] are all set after power-on reset and keep unchanged after any reset other than power-on reset.
2:0
WDPS[2:0]
The Watchdog time-out interval is determined by the formula
1
× 64 , where
FLIRC × clock dividerscalar
FLIRC is the frequency of internal 10 kHz oscillator. The following table shows an example of the
Watchdog time-out interval with different pre-scales.
Note: When register CKDIV value is not equal 00H, the system clock frequency will be divided, if
under this condition after MCU into power down mode, the WDT Reset will fail. So suggest use WKT to
wakeup N76E003 when into power down mode.
Jul. 20, 2018
Page 117 of 276
Rev. 1.06
N76E003 Datasheet
Table 11-1. Watchdog Timer-out Interval Under Different Pre-scalars
Clock Divider
Scale
Watchdog Time-out Interval
(FLIRC ~= 10 kHz)
WDPS.2
WDPS.1
WDPS.0
0
0
0
1/1
6.40 ms
0
0
1
1/4
25.60 ms
0
1
0
1/8
51.20 ms
0
1
1
1/16
102.40 ms
1
0
0
1/32
204.80 ms
1
0
1
1/64
409.60 ms
1
1
0
1/128
819.20 ms
1
1
1
1/256
1.638 s
11.1 Time-Out Reset Timer
When the CONFIG bits WDTEN[3:0] (CONFIG4[7:4]) is not FH, the WDT is initialized as a time-out
reset timer. If WDTEN[3:0] is not 5H, the WDT is allowed to continue running after the system enters
Idle or Power-down mode. Note that when WDT is initialized as a time-out reset timer, WDTR and
WIDPD has no function.
10 kHz
Internal
Oscillator
FLIRC
Pre-scalar
(1/1~1/256)
WDT counter
(6-bit)
clear
WDPS[2:0]
overflow
512-clock
Delay
WDTRF
WDT Reset
clear
WDCLR
WDTF
WDT Interrupt
Figure 11.1. WDT as A Time-Out Reset Timer
After the device is powered and it starts to execute software code, the WDT starts counting
simultaneously. The time-out interval is selected by the three bits WDPS[2:0] (WDCON[2:0]). When
the selected time-out occurs, the WDT will set the interrupt flag WDTF (WDCON.5). If the WDT
interrupt enable bit EWDT (EIE.4) and global interrupt enable EA are both set, the WDT interrupt
routine will be executed. Meanwhile, an additional 512 clocks of the low-speed internal oscillator
delays to expect a counter clearing by setting WDCLR to avoid the system reset by WDT if the device
operates normally. If no counter reset by writing 1 to WDCLR during this 512-clock period, a WDT
reset will happen. Setting WDCLR bit is used to clear the counter of the WDT. This bit is self-cleared
for user monitoring it. Once a reset due to WDT occurs, the WDT reset flag WDTRF (WDCON.3) will
Jul. 20, 2018
Page 118 of 276
Rev. 1.06
N76E003 Datasheet
be set. This bit keeps unchanged after any reset other than a power-on reset. User may clear WDTRF
via software. Note that all bits in WDCON require timed access writing.
NOTICE: WDT counter has been specially taken care. The hardware automatically clears WDT
counter and pre-scalar value after :
(1) Entering into or being woken-up from Idle or Power Down mode
(2) Any resets. It prevents unconscious system reset.
The main application of the WDT with time-out reset enabling is for the system monitor. This is
important in real-time control applications. In case of some power glitches or electro-magnetic
interference, CPU may begin to execute erroneous codes and operate in an unpredictable state. If this
is left unchecked the entire system may crash. Using the WDT during software development requires
user to select proper “Feeding Dog” time by clearing the WD counter. By inserting the instruction of
setting WDCLR, it allows the code to run without any WDT reset. However If any erroneous code
executes by any interference, the instructions to clear the WDT counter will not be executed at the
required instants. Thus the WDT reset will occur to reset the system state from an erroneously
executing condition and recover the system.
11.2 General Purpose Timer
There is another application of the WDT, which is used as a simple, long period timer. When the
CONFIG bits WDTEN[3:0] (CONFIG4[7:4]) is FH, the WDT is initialized as a general purpose timer. In
this mode, WDTR and WIDPD are fully accessed via software.
10 kHz
Internal
Oscillator
Pre-scalar
(1/1~1/256)
WDT counter
(6-bit)
overflow
WDTF
WDT Interrupt
clear
IDL (PCON.0)
PD (PCON.1)
WIDPD
FLIRC
WDPS[2:0]
WDCLR
WDTR
Figure 11.2. Watchdog Timer Block Diagram
The WDT starts running by setting WDTR as 1 and halts by clearing WDTR as 0. The WDTF flag will
be set while the WDT completes the selected time interval. The software polls the WDTF flag to detect
a time-out. An interrupt will occur if the individual interrupt EWDT (EIE.4) and global interrupt enable
EA is set. WDT will continue counting. User should clear WDTF and wait for the next overflow by
polling WDTF flag or waiting for the interrupt occurrence.
In some application of low power consumption, the CPU usually stays in Idle mode when nothing
needs to be served to save power consumption. After a while the CPU will be woken up to check if
Jul. 20, 2018
Page 119 of 276
Rev. 1.06
N76E003 Datasheet
anything needs to be served at an interval of programmed period implemented by Timer 0~3.
However, the current consumption of dle mode still keeps at a “ mA” level.
current consumption to “mA” level, the
o further reducing the
PU should stay in Power-down mode when nothing needs to
be served, and has the ability of waking up at a programmable interval. The N76E003 is equipped with
this useful function by WDT waking up. It provides a very low power internal oscillator 10 kHz as the
clock source of the WDT. It is also able to count under Power-down mode and wake CPU up. The
demo code to accomplish this feature is shown below.
For Example:
ORG
LJMP
0000H
START
ORG
LJMP
0053H
WDT_ISR
ORG
0100H
;********************************************************************
;WDT interrupt service routine
;********************************************************************
WDT_ISR:
CLR
EA
MOV
TA,#0AAH
MOV
TA,#55H
ANL
WDCON,#11011111B
;clear WDT interrupt flag
SETB
EA
RETI
;********************************************************************
;Start here
;********************************************************************
START:
MOV
TA,#0AAH
MOV
TA,#55H
ORL
WDCON,#00010111B
;choose interval length and enable
during
;Power-down
SETB
EWDT
;enable WDT interrupt
SETB
EA
MOV
MOV
ORL
TA,#0AAH
TA,#55H
WDCON,#10000000B
WDT
running
; WDT run
;********************************************************************
;Enter Power-down mode
;********************************************************************
LOOP:
ORL
PCON,#02H
LJMP
LOOP
Jul. 20, 2018
Page 120 of 276
Rev. 1.06
N76E003 Datasheet
12. SELF WAKE-UP TIMER (WKT)
The N76E003 has a dedicated Self Wake-up Timer (WKT), which serves for a periodic wake-up timer
in low power mode or for general purpose timer. WKT remains counting in Idle or Power-down mode.
When WKT is being used as a wake-up timer, a start of WKT can occur just prior to entering a power
management mode. WKT has one clock source, internal 10 kHz. Note that the system clock frequency
must be twice over WKT clock. If WKT starts counting, the selected clock source will remain active
once the device enters Idle or Power-down mode. Note that the selected clock source of WKT will not
automatically enabled along with WKT configuration. User should manually enable the selected clock
source and waiting for stability to ensure a proper operation.
The WKT is implemented simply as a 8-bit auto-reload, up-counting timer with pre-scale 1/1 to 1/2048
selected by WKPS[2:0] (WKCON[2:0]). User fills the reload value into RWK register to determine its
overflow rate. The WKTR (WKCON.3) can be set to start counting. When the counter rolls over FFH,
WKTF (WKCON.4) is set as 1 and a reload is generated and causes the contents of the RWK register
to be reloaded into the internal 8-bit counter. If EWKT (EIE1.2) is set as 1, WKT interrupt service
routine will be served.
10 kHz Internal
Oscillator
FLIRC
Pre-scalar
(1/1~1/2048)
WKTCK
(WKCON.5)
WKTR
(WKCON.3)
WKPS[2:0]
(WKCON[2:0])
Internal 8-bit Counter
0
WKT
Overflow
WKTF
(WKCON.4)
WKT Interrupt
7
RWK
Figure 12.1. Self Wake Up Timer Block Diagram
WKCON – Self Wake-up Timer Control
7
6
5
Address: 8FH
Bit
Name
5
-
4
WKTF
Jul. 20, 2018
4
WKTF
R/W
3
WKTR
R/W
2
1
0
WKPS[2:0]
R/W
Reset value: 0000 0000b
Description
Reserved
WKT overflow flag
This bit is set when WKT overflows. If the WKT interrupt and the global interrupt
are enabled, setting this bit will make CPU execute WKT interrupt service
routine. This bit is not automatically cleared via hardware and should be cleared
via software.
Page 121 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
3
WKTR
2:0
WKPS[2:0]
Description
WKT run control
0 = WKT is halted.
1 = WKT starts running.
Note that the reload register RWK can only be written when WKT is halted
(WKTR bit is 0). If WKT is written while WKTR is 1, result is unpredictable.
WKT pre-scalar
These bits determine the pre-scale of WKT clock.
000 = 1/1.
001 = 1/4.
010 = 1/16.
011 = 1/64.
100 = 1/256.
101 = 1/512.
110 = 1/1024.
111 = 1/2048.
RWK – Self Wake-up Timer Reload Byte
7
6
5
4
3
2
1
0
RWK[7:0]
R/W
Address: 86H
Reset value: 0000 0000b
Bit
Name
7:0
RWK[7:0]
Jul. 20, 2018
Description
WKT reload byte
It holds the 8-bit reload value of WKT. Note that RWK should not be FFH if the
pre-scale is 1/1 for implement limitation.
Page 122 of 276
Rev. 1.06
N76E003 Datasheet
13. SERIAL PORT (UART)
The N76E003 includes two enhanced full duplex serial ports enhanced with automatic address
recognition and framing error detection. As control bits of these two serial ports are implemented the
same, the bit names (including interrupt enabling or priority setting bits) end with “ _ ” (e.g.
O _1)
to indicate serial port 1 control bits for making a distinction between these two serial ports. Generally
speaking, in the following contents, there will not be any reference to serial port 1, but only to serial
port 0.
Each serial port supports one synchronous communication mode, Mode 0, and three modes of full
duplex UART (Universal Asynchronous Receiver and Transmitter), Mode 1, 2, and 3. This means it
can transmit and receive simultaneously. The serial port is also receiving-buffered, meaning it can
commence reception of a second byte before a previously received byte has been read from the
register. The receiving and transmitting registers are both accessed at SBUF. Writing to SBUF loads
the transmitting register, and reading SBUF accesses a physically separate receiving register. There
are four operation modes in serial port. In all four modes, transmission initiates by any instruction that
uses SBUF as a destination register. Note that before serial port function works, the port latch bits of
P0.7 and P0.6 (for RXD and TXD pins) or P0.2 and P1.6 (for RXD_1 and TXD_1 pins) have to be set
to 1. For application flexibility, TXD and RXD pins of serial port 0 can be exchanged by UART0PX
(AUXR1.2).
SCON – Serial Port Control (Bit-addressable)
7
6
5
4
SM0/FE
SM1
SM2
REN
R/W
R/W
R/W
R/W
Address: 98H
Bit
Name
7
SM0/FE
6
SM1
3
TB8
R/W
2
RB8
R/W
1
0
TI
RI
R/W
R/W
Reset value: 0000 0000b
Description
Serial port mode select
SMOD0 (PCON.6) = 0:
See Table 13-1. Serial Port 0 Mode Description for details.
SMOD0 (PCON.6) = 1:
SM0/FE bit is used as frame error (FE) status flag. It is cleared by software.
0 = Frame error (FE) did not occur.
1 = Frame error (FE) occurred and detected.
Jul. 20, 2018
Page 123 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
5
SM2
Description
Multiprocessor communication mode enable
The function of this bit is dependent on the serial port 0 mode.
Mode 0:
This bit select the baud rate between FSYS/12 and FSYS/2.
0 = The clock runs at FSYS/12 baud rate. It maintains standard 8051
compatibility.
1 = The clock runs at FSYS/2 baud rate for faster serial communication.
Mode 1:
This bit checks valid stop bit.
0 = Reception is always valid no matter the logic level of stop bit.
1 = Reception is valid only when the received stop bit is logic 1 and the
received data matches “Given” or “Broadcast” address.
Mode 2 or 3:
For multiprocessor communication.
th
0 = Reception is always valid no matter the logic level of the 9 bit.
th
1 = Reception is valid only when the received 9 bit is logic 1 and the
received data matches “Given” or “Broadcast” address.
4
REN
Receiving enable
0 = Serial port 0 reception Disabled.
1 = Serial port 0 reception Enabled in Mode 1,2, or 3. In Mode 0, reception is
initiated by the condition REN = 1 and RI = 0.
3
TB8
9 transmitted bit
th
This bit defines the state of the 9 transmission bit in serial port 0 Mode 2 or 3. It
is not used in Mode 0 or 1.
2
RB8
9 received bit
th
The bit identifies the logic level of the 9 received bit in serial port 0 Mode 2 or 3.
In Mode 1, RB8 is the logic level of the received stop bit. SM2 bit as logic 1 has
restriction for exception. RB8 is not used in Mode 0.
1
TI
Transmission interrupt flag
This flag is set by hardware when a data frame has been transmitted by the serial
th
port 0 after the 8 bit in Mode 0 or the last data bit in other modes. When the
serial port 0 interrupt is enabled, setting this bit causes the CPU to execute the
serial port 0 interrupt service routine. This bit should be cleared manually via
software.
0
RI
Receiving interrupt flag
This flag is set via hardware when a data frame has been received by the serial
th
port 0 after the 8 bit in Mode 0 or after sampling the stop bit in Mode 1, 2, or 3.
SM2 bit as logic 1 has restriction for exception. When the serial port 0 interrupt is
enabled, setting this bit causes the CPU to execute to the serial port 0 interrupt
service routine. This bit should be cleared manually via software.
Jul. 20, 2018
th
th
Page 124 of 276
Rev. 1.06
N76E003 Datasheet
SCON_1 – Serial Port 1 Control (bit-addressable)
7
6
5
4
SM0_1/FE_1
SM1_1
SM2_1
REN_1
R/W
R/W
R/W
R/W
Address: F8H
Bit
Name
7
SM0_1/FE_1
6
SM1_1
3
TB8_1
R/W
2
RB8_1
R/W
1
0
TI_1
RI_1
R/W
R/W
Reset value: 0000 0000b
Description
Serial port 1 mode select
SMOD0_1 (T3CON.6) = 0:
See Table 13-2. Serial Port 1 Mode Description for details.
SMOD0_1 (T3CON.6) = 1:
SM0_1/FE_1 bit is used as frame error (FE) status flag. It is cleared by
software.
0 = Frame error (FE) did not occur.
1 = Frame error (FE) occurred and detected.
5
SM2_1
Multiprocessor communication mode enable
The function of this bit is dependent on the serial port 1 mode.
Mode 0:
No effect.
Mode 1:
This bit checks valid stop bit.
0 = Reception is always valid no matter the logic level of stop bit.
1 = Reception is valid only when the received stop bit is logic 1 and
the received data matches “Given” or “Broadcast” address.
Mode 2 or 3:
For multiprocessor communication.
th
0 = Reception is always valid no matter the logic level of the 9 bit.
th
1 = Reception is valid only when the received 9 bit is logic 1 and
the received data matches “Given” or “Broadcast” address.
4
REN_1
Receiving enable
0 = Serial port 1 reception Disabled.
1 = Serial port 1 reception Enabled in Mode 1,2, or 3. In Mode 0, reception is
initiated by the condition REN_1 = 1 and RI_1 = 0.
3
TB8_1
9 transmitted bit
th
This bit defines the state of the 9 transmission bit in serial port 1 Mode 2 or 3.
It is not used in Mode 0 or 1.
2
RB8_1
9 received bit
th
The bit identifies the logic level of the 9 received bit in serial port 1 Mode 2 or
3. In Mode 1, RB8_1 is the logic level of the received stop bit. SM2_1 bit as
logic 1 has restriction for exception. RB8_1 is not used in Mode 0.
1
TI_1
Transmission interrupt flag
This flag is set by hardware when a data frame has been transmitted by the
th
serial port 1 after the 8 bit in Mode 0 or the last data bit in other modes. When
the serial port 1 interrupt is enabled, setting this bit causes the CPU to execute
the serial port 1 interrupt service routine. This bit must be cleared manually via
software.
Jul. 20, 2018
th
th
Page 125 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
Description
0
RI_1
Receiving interrupt flag
This flag is set via hardware when a data frame has been received by the serial
th
port 1 after the 8 bit in Mode 0 or after sampling the stop bit in Mode 1, 2, or
3. SM2_1 bit as logic 1 has restriction for exception. When the serial port 1
interrupt is enabled, setting this bit causes the CPU to execute to the serial port
1 interrupt service routine. This bit must be cleared manually via software.
PCON – Power Control
7
6
SMOD
SMOD0
R/W
R/W
Address: 87H
Bit
Name
5
-
4
3
2
1
0
POF
GF1
GF0
PD
IDL
R/W
R/W
R/W
R/W
R/W
Reset value: see Table 6-2. SFR Definitions and Reset Values
Description
7
SMOD
Serial port 0 double baud rate enable
Setting this bit doubles the serial port baud rate when UART0 is in Mode 2 or
when Timer 1 overflow is used as the baud rate source of UART0 Mode 1 or 3.
See Table 13-1. Serial Port 0 Mode Description for details.
6
SMOD0
Serial port 0 framing error flag access enable
0 = SCON.7 accesses to SM0 bit.
1 = SCON.7 accesses to FE bit.
T3CON – Timer 3 Control
7
6
SMOD_1
SMOD0_1
R/W
R/W
Address: C4H, Page:0
5
BRCK
R/W
4
TF3
R/W
3
TR3
R/W
2
1
0
T3PS[2:0]
R/W
Reset value: 0000 0000b
Bit
Name
Description
7
SMOD_1
Serial port 1 double baud rate enable
Setting this bit doubles the serial port baud rate when UART1 is in Mode 2. See
Table 13-2. Serial Port 1 Mode Description for details.
6
SMOD0_1
Serial port 1 framing error access enable
0 = SCON_1.7 accesses to SM0_1 bit.
1 = SCON_1.7 accesses to FE_1 bit.
Table 13-1. Serial Port 0 Mode Description
Mode
SM0
SM1
Description
Frame Bits
Baud Rate
0
0
0
Synchronous
8
FSYS divided by 12 or by 2[1]
1
0
1
Asynchronous
10
Timer 1/Timer 3 overflow rate divided by 32 or 16[2]
2
1
0
Asynchronous
11
FSYS divided by 32 or 64[2]
3
1
1
Asynchronous
11
Timer 1/Timer 3 overflow rate divided by 32 or 16[2]
[1] While SM2 (SCON.5) is logic 1.
[2] While SMOD (PCON.7) is logic 1.
Jul. 20, 2018
Page 126 of 276
Rev. 1.06
N76E003 Datasheet
Table 13-2. Serial Port 1 Mode Description
Mode
SM0
SM1
Description
Frame Bits
Baud Rate
0
0
0
Synchronous
8
FSYS divided by 12 or by 2[1]
1
0
1
Asynchronous
10
Timer 3 overflow rate divided by 16
2
1
0
Asynchronous
11
FSYS divided by 32 or 64[2]
3
1
1
Asynchronous
11
Timer 3 overflow rate divided by 16
[1] While SM2_1 (SCON_1.5) is logic 1.
[2] While SMOD_1 (T3CON.7) is logic 1.
SBUF – Serial Port 0 Data Buffer
7
6
5
4
3
2
1
0
SBUF[7:0]
R/W
Address: 99H
Bit
7:0
Reset value: 0000 0000b
Name
Description
SBUF[7:0]
Serial port 0 data buffer
This byte actually consists two separate registers. One is the receiving resister,
and the other is the transmitting buffer. When data is moved to SBUF, it goes to
the transmitting buffer and is shifted for serial transmission. When data is moved
from SBUF, it comes from the receiving register.
The transmission is initiated through giving data to SBUF.
SBUF_1 – Serial Port 1 Data Buffer
7
6
5
4
3
_
SBUF 1[7:0]
R/W
Address: 9AH
Bit
7:0
Jul. 20, 2018
2
1
0
Reset value: 0000 0000b
Name
Description
SBUF_1[7:0]
Serial port 1 data buffer
This byte actually consists two separate registers. One is the receiving resister,
and the other is the transmitting buffer. When data is moved to SBUF_1, it
goes to the transmitting buffer and is shifted for serial transmission. When data
is moved from SBUF_1, it comes from the receiving register.
The transmission is initiated through giving data to SBUF_1.
Page 127 of 276
Rev. 1.06
N76E003 Datasheet
AUXR1 – Auxiliary Register 1
7
6
5
SWRF
RSTPINF
HardF
R/W
R/W
R/W
Address: A2H
Bit
2
4
3
2
1
0
GF2
UART0PX
0
DPS
R/W
R/W
R
R/W
Reset value: see Table 6-2. SFR Definitions and Reset Values
Name
Description
UART0PX
Serial port 0 pin exchange
0 = Assign RXD to P0.7 and TXD to P0.6 by default.
1 = Exchange RXD to P0.6 and TXD to P0.7.
Note that TXD and RXD will exchange immediately once setting or clearing this
bit. User should take care of not exchanging pins during transmission or
receiving. Or it may cause unpredictable situation and no warning alarms.
13.1 Mode 0
Mode 0 provides synchronous communication with external devices. Serial data enters and exits
through RXD pin. TXD outputs the shift clocks. 8-bit frame of data are transmitted or received. Mode 0
therefore provides half-duplex communication because the transmitting or receiving data is via the
same data line RXD. The baud rate is enhanced to be selected as F SYS/12 if SM2 (SCON.5) is 0 or as
FSYS/2 if SM2 is 1. Note that whenever transmitting or receiving, the serial clock is always generated
by the MCU. Thus any device on the serial port in Mode 0 should accept the MCU as the master.
Figure 13.1 shows the associated timing of the serial port in Mode 0.
Figure 13.1. Serial Port Mode 0 Timing Diagram
Jul. 20, 2018
Page 128 of 276
Rev. 1.06
N76E003 Datasheet
As shown there is one bi-directional data line (RXD) and one shift clock line (TXD). The shift clocks
are used to shift data in or out of the serial port controller bit by bit for a serial communication. Data
bits enter or emit LSB first. The band rate is equal to the shift clock frequency.
Transmission is initiated by any instruction writes to SBUF. The control block will then shift out the
clocks and begin to transfer data until all 8 bits are complete. Then the transmitted flag TI (SCON.1)
will be set 1 to indicate one byte transmitting complete.
Reception is initiated by the condition REN (SCON.4) = 1 and RI (SCON.0) = 0. This condition tells the
serial port controller that there is data to be shifted in. This process will continue until 8 bits have been
received. Then the received flag RI will be set as 1. User can clear RI to triggering the next byte
reception.
13.2 Mode 1
Mode 1 supports asynchronous, full duplex serial communication. The asynchronous mode is
commonly used for communication with PCs, modems or other similar interfaces. In Mode 1, 10 bits
are transmitted through TXD or received through RXD including a start bit (logic 0), 8 data bits (LSB
first) and a stop bit (logic 1). The baud rate is determined by the Timer 1. SMOD (PCON.7) setting 1
makes the baud rate double. Figure 13.2 shows the associated timings of the serial port in Mode 1 for
transmitting and receiving.
Figure 13.2. Serial Port Mode 1 Timing Diagram
Transmission is initiated by any writing instructions to SBUF. Transmission takes place on TXD pin.
First the start bit comes out, the 8-bit data follows to be shifted out and then ends with a stop bit. After
Jul. 20, 2018
Page 129 of 276
Rev. 1.06
N76E003 Datasheet
the stop bit appears, TI (SCON.1) will be set to indicate one byte transmission complete. All bits are
shifted out depending on the rate determined by the baud rate generator.
Once the baud rate generator is activated and REN (SCON.4) is 1, the reception can begin at any
time. Reception is initiated by a detected 1-to-0 transition at RXD. Data will be sampled and shifted in
at the selected baud rate. In the midst of the stop bit, certain conditions should be met to load SBUF
with the received data:
1. RI (SCON.0) = 0, and
2. Either SM2 (SCON.5) = 0, or the received stop bit = 1 while SM2 = 1 and the received data matches
“Given”
or
“Broadcast”
address.
(For
enhancement
function,
see
13.7
“Multiprocessor
Communication” and 13.8 “Automatic Address Recognition”.)
If these conditions are met, then the SBUF will be loaded with the received data, the RB8 (SCON.2)
with stop bit, and RI will be set. If these conditions fail, there will be no data loaded and RI will remain
0. After above receiving progress, the serial control will look forward another 1-to-0 transition on RXD
pin to start next data reception.
13.3 Mode 2
Mode 2 supports asynchronous, full duplex serial communication. Different from Mode1, there are 11
bits to be transmitted or received. They are a start bit (logic 0), 8 data bits (LSB first), a programmable
th
th
9 bit TB8 or RB8 bit and a stop bit (logic 1). The most common use of 9 bit is to put the parity bit in it
or to label address or data frame for multiprocessor communication. The baud rate is fixed as 1/32 or
1/64 the system clock frequency depending on SMOD (PCON.7) bit. Figure 13.3 shows the
associated timings of the serial port in Mode 2 for transmitting and receiving.
Jul. 20, 2018
Page 130 of 276
Rev. 1.06
N76E003 Datasheet
Figure 13.3. Serial Port Mode 2 and 3 Timing Diagram
Transmission is initiated by any writing instructions to SBUF. Transmission takes place on TXD pin.
First the start bit comes out, the 8-bit data and bit TB8 (SCON.3) follows to be shifted out and then
ends with a stop bit. After the stop bit appears, TI will be set to indicate the transmission complete.
While REN is set, the reception is allowed at any time. A falling edge of a start bit on RXD will initiate
the reception progress. Data will be sampled and shifted in at the selected baud rate. In the midst of
the stop bit, certain conditions should be met to load SBUF with the received data:
1. RI (SCON.0) = 0, and
th
2. Either SM2 (SCON.5) = 0, or the received 9 bit = 1 while SM2 = 1 and the received data matches
“Given”
or
“Broadcast”
address.
(For
enhancement
function,
see
13.7
“Multiprocessor
Communication” and 13.8 “Automatic Address Recognition”.)
If these conditions are met, the SBUF will be loaded with the received data, the RB8(SCON.2) with the
th
received 9 bit and RI will be set. If these conditions fail, there will be no data loaded and RI will
remain 0. After above receiving progress, the serial control will look forward another 1-to-0 transition
on RXD pin to start next data reception.
13.4 Mode 3
Mode 3 has the same operation as Mode 2, except its baud rate clock source uses Timer 1 overflows
as its baud rate clocks. See Figure 13.3 for timing diagram of Mode 3. It has no difference from Mode
2.
Jul. 20, 2018
Page 131 of 276
Rev. 1.06
N76E003 Datasheet
13.5 Baud Rate
The baud rate source and speed for different modes of serial port is quite different from one another.
All cases are listed in Table 13-3. The user should calculate the baud rate according to their system
configuration.
In Mode 1 or 3, the baud rate clock source of UART0 can be selected from Timer 1 or Timer 3. User
can select the baud rate clock source by BRCK (T3CON.5). For UART1, its baud rate clock comes
only from Timer 3 as its unique clock source.
T3CON – Timer 3 Control
7
6
SMOD_1
SMOD0_1
R/W
R/W
Address: C4H, Page:0
Bit
Name
5
BRCK
5
BRCK
R/W
4
TF3
R/W
3
TR3
R/W
2
1
0
T3PS[2:0]
R/W
Reset value: 0000 0000b
Description
Serial port 0 baud rate clock source
This bit selects which Timer is used as the baud rate clock source when serial
port 0 is in Mode 1 or 3.
0 = Timer 1.
1 = Timer 3.
When using Timer 1 as the baud rate clock source, note that the Timer 1 interrupt should be disabled.
Timer 1 itself can be configured for either “ imer” or “ ounter” operation. It can be in any of its three
running modes. However, in the most typical applications, it is configured for “ imer” operation, in the
auto-reload mode (Mode 2). If using Timer 3 as the baud rate generator, its interrupt should also be
disabled.
Jul. 20, 2018
Page 132 of 276
Rev. 1.06
N76E003 Datasheet
Table 13-3. UART Baud Rate Formulas
UART Mode
Baud Rate Clock Source
Formula
Number
Baud Rate
0
System clock
FSYS / 12 or FSYS / 2 [1]
1
2
System clock
FSYS / 64 or FSYS / 32 [2]
2
FSYS [4]
2SMOD
FSYS
2SMOD
or
32
256 - TH1
32
12 256 - TH1
3
Timer 3 (for UART0)
FSYS
2SMOD
32
Pre - scale 65536 - {RH3,RL3}
[5]
4
Timer 3 (for UART1)
FSYS
1
[5]
16 Pre - scale 65536 - {RH3,RL3}
5
Timer 1 (only for UART0)
1 or 3
[3]
[1] SM2 (SCON.5) or SM2_1(SCON_1.5) is set as logic 1.
[2] SMOD (PCON.7) or SMOD_1(T3CON.7) is set as logic 1.
[3] Timer 1 is configured as a timer in auto-reload mode (Mode 2).
[4] T1M (CKCON.4) is set as logic 1. While SMOD is 1, TH1 should not be FFH.
[5] {RH3,RL3} in the formula means 256 × RH3 + RL3 . While SMOD is 1 and pre-scale is 1/1, {RH3,RL3} should
not be FFFFH.
Important: Since the limitation of baud rate generator, Suggest setting baud rate under 38400
when system timer base 16MHz HIRC value. Following show the baud rate value table show the
deviation upper 38400 baud rate.
HIRC
16MHz
Target
Baud Rate
2400
RHx
RLx
0x5F
RHx + RLx
DEC Value
65119
Actual
Baud Rate
2398.081535
0Xfe
4800
0Xff
0x30
65328
4807.692308
-0.160%
9600
0Xff
0x98
65432
9615.384615
-0.160%
19200
0Xff
0Xcc
65484
19230.76923
-0.160%
38400
0Xff
0Xe6
65510
38461.53846
-0.160%
57600
0Xff
0Xef
65519
58823.52941
-2.124%
115200
0Xff
0Xf7
65527
111111.1111
3.549%
Error %
0.079%
NOTE: RHx and RLx setting value base on baud rate formula 4 (SMOD =1) or 5 .
But In most application the baud rate 115200 is a common setting value. So we provide a special
function to modify HIRC to 16.6MHz. then the deviation of baud rate will be reasonable. Following
table shows the error value when HIRC and timer base modified.
HIRC
Target
Baud Rate
Jul. 20, 2018
RHx
RLx
RHx + RLx
DEC Value
Page 133 of 276
Actual
Baud Rate
Error %
Rev. 1.06
N76E003 Datasheet
16.6MHz
2400
0Xfe
0x50
65104
2401.62037
-0.067%
4800
0Xff
0x28
65320
4803.240741
-0.067%
9600
0Xff
0x94
65428
9606.481481
-0.067%
19200
0Xff
0Xca
65482
19212.96296
-0.067%
38400
0Xff
0Xe5
65509
38425.92593
-0.067%
57600
0Xff
0Xee
65518
57638.88889
-0.067%
115200
0Xff
0Xf7
65527
115277.7778
-0.067%
NOTE: RHx and RLx setting value base on baud rate formula 4 (SMOD =1) or 5
N76E003 provide two bytes SFR to user trim HIRC value, default after reset the value is trim to
16MHz, once modify this SFR, the HIRC value will change. Suggest decrease reset value 15(dec.)
will trim HIRC to 16.6MHz.
Following two Byte combine the 9 bit internal RC trim value. Each bit deviation is 0.25% of 16MHz
that means about 40KHz / bit.
RCTRIM0 –High Speed Internal Oscillator 16 MHz Trim 0
7
6
5
4
3
HIRCTRIM[8:1]
R/W
Address: 84H
RCTRIM1 –High Speed Internal Oscillator 16 MHz Trim 1
7
6
5
4
3
Address: 85H
2
1
0
Reset value: 16MHz HIRC value
2
-
1
0
HIRCTRIM.0
R/W
Reset value: 16MHz HIRC value
Following is the demo code to modify HIRC to 16.6MHz,
sfr RCTRIM0
sfr RCTRIM1
= 0x84;
= 0x85;
void MODIFY_HIRC_166(void)
{
unsigned char hircmap0,hircmap1;
unsigned int trimvalue16bit;
/* Since only power on will reload RCTRIM0 and RCTRIM1 value, check power on
flag*/
if ((PCON&SET_BIT4)==SET_BIT4)
{
hircmap0 = RCTRIM0;
hircmap1 = RCTRIM1;
trimvalue16bit = ((hircmap01;
Jul. 20, 2018
Page 134 of 276
Rev. 1.06
N76E003 Datasheet
TA=0XAA;
TA=0X55;
RCTRIM0 = hircmap0;
TA=0XAA;
TA=0X55;
RCTRIM1 = hircmap1;
/* After modify HIRC value, clear power on flag */
PCON &= CLR_BIT4;
}
}
13.6 Framing Error Detection
Framing error detection is provided for asynchronous modes. (Mode 1, 2, or 3.) The framing error
occurs when a valid stop bit is not detected due to the bus noise or contention. The UART can detect
a framing error and notify the software.
The framing error bit, FE, is located in SCON.7. This bit normally serves as SM0. While the framing
error accessing enable bit SMOD0 (PCON.6) is set 1, it serves as FE flag. Actually, SM0 and FE
locate in different registers.
The FE bit will be set 1 via hardware while a framing error occurs. FE can be checked in UART
interrupt service routine if necessary. Note that SMOD0 should be 1 while reading or writing to FE. If
FE is set, any following frames received without frame error will not clear the FE flag. The clearing has
to be done via software.
13.7 Multiprocessor Communication
The N76E003 multiprocessor communication feature lets a master device send a multiple frame serial
message to a slave device in a multi-slave configuration. It does this without interrupting other slave
devices that may be on the same serial line. This feature can be used only in UART Mode 2 or 3. User
can enable this function by setting SM2 (SCON.5) as logic 1 so that when a byte of frame is received,
th
th
the serial interrupt will be generated only if the 9 bit is 1. (For Mode 2, the 9 bit is the stop bit.) When
th
the SM2 bit is 1, serial data frames that are received with the 9 bit as 0 do not generate an interrupt.
th
In this case, the 9 bit simply separates the slave address from the serial data.
When the master device wants to transmit a block of data to one of several slaves on a serial line, it
first sends out an address byte to identify the target slave. Note that in this case, an address byte
th
differs from a data byte. In an address byte, the 9 bit is 1 and in a data byte, it is 0. The address byte
interrupts all slaves so that each slave can examine the received byte and see if it is addressed by its
own slave address. The addressed slave then clears its SM2 bit and prepares to receive incoming
Jul. 20, 2018
Page 135 of 276
Rev. 1.06
N76E003 Datasheet
data bytes. The SM2 bits of slaves that were not addressed remain set, and they continue operating
normally while ignoring the incoming data bytes.
Follow the steps below to configure multiprocessor communications:
1. Set all devices (masters and slaves) to UART Mode 2 or 3.
2. Write the SM2 bit of all the slave devices to 1.
3. The master device’s transmission protocol is:
th
– First byte: the address, identifying the target slave device, (9 bit = 1).
th
– Next bytes: data, (9 bit = 0).
th
4. When the target slave receives the first byte, all of the slaves are interrupted because the 9 data
bit is 1. The targeted slave compares the address byte to its own address and then clears its SM2 bit
to receiving incoming data. The other slaves continue operating normally.
5. After all data bytes have been received, set SM2 back to 1 to wait for next address.
SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. For
Mode 1 reception, if SM2 is 1, the receiving interrupt will not be issue unless a valid stop bit is
received.
13.8 Automatic Address Recognition
The automatic address recognition is a feature, which enhances the multiprocessor communication
feature by allowing the UART to recognize certain addresses in the serial bit stream by using
hardware to make the comparisons. This feature saves a great deal of software overhead by
eliminating the need for the software to examine every serial address, which passes by the serial port.
Only when the serial port recognizes its own address, the receiver sets RI bit to request an interrupt.
The automatic address recognition feature is enabled when the multiprocessor communication feature
is enabled, SM2 is set.
If desired, user may enable the automatic address recognition feature in Mode 1. In this configuration,
the stop bit takes the place of the ninth data bit. RI is set only when the received command frame
address matches the device’s address and is terminated by a valid stop bit.
Using the automatic address recognition feature allows a master to selectively communicate with one
or more slaves by invoking the “Given” slave address or addresses. All of the slaves may be contacted
by using the “Broadcast” address. wo
Jul. 20, 2018
F s are used to define the slave address,
Page 136 of 276
ADD , and the
Rev. 1.06
N76E003 Datasheet
slave address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and
which bits are “don’t care”. he
ADE
mask can be logically ANDed with the SADDR to create the
“Given” address, which the master will use for addressing each of the slaves. Use of the “Given”
address allows multiple slaves to be recognized while excluding others.
SADDR – Slave 0 Address
7
6
5
4
3
2
1
0
SADDR[7:0]
R/W
Address: A9H
Bit
7:0
Reset value: 0000 0000b
Name
Description
SADDR[7:0]
Slave 0 address
his byte specifies the microcontroller’s own slave address for UATR0 multiprocessor communication.
SADEN – Slave 0 Address Mask
7
6
5
4
3
2
1
0
SADEN[7:0]
R/W
Address: B9H
Bit
7:0
Reset value: 0000 0000b
Name
Description
SADEN[7:0]
Slave 0 address mask
This byte is a mask byte of UART0 that contains “don’t-care” bits (defined by
zeros) to form the device’s “Given” address. The don’t-care bits provide the
flexibility to address one or more slaves at a time.
SADDR_1 – Slave 1 Address
7
6
5
4
3
_
SADDR 1[7:0]
R/W
Address: BBH
Bit
7:0
Jul. 20, 2018
2
1
0
Reset value: 0000 0000b
Name
Description
SADDR_1[7:0]
Slave 1 address
his byte specifies the microcontroller’s own slave address for UART1 multiprocessor communication.
Page 137 of 276
Rev. 1.06
N76E003 Datasheet
SADEN_1 – Slave 1 Address Mask
7
6
5
4
3
_
SADEN 1[7:0]
R/W
2
Address: BAH
Bit
7:0
1
0
Reset value: 0000 0000b
Name
Description
SADEN_1[7:0]
Slave 1 address mask
This byte is a mask byte of UART1 that contains “don’t-care” bits (defined by
zeros) to form the device’s “Given” address. The don’t-care bits provide the
flexibility to address one or more slaves at a time.
The following examples will help to show the versatility of this scheme.
Example 1, slave 0:
SADDR = 11000000b
SADEN = 11111101b
Given = 110000X0b
Example 2, slave 1:
SADDR = 11000000b
SADEN = 11111110b
Given = 1100000Xb
In the above example SADDR is the same and the SADEN data is used to differentiate between the
two slaves. Slave 0 requires 0 in bit 0 and it ignores bit 1. Slave 1 requires 0 in bit 1 and bit 0 is
ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires 0 in bit 1. A unique
address for slave 1 would be 11000001b since 1 in bit 0 will exclude slave 0. Both slaves can be
selected at the same time by an address, which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1).
hus, both could be addressed with
b as their “Broadcast” address.
In a more complex system the following could be used to select slaves 1 and 2 while excluding slave
0:
Example 1, slave 0:
SADDR = 11000000b
SADEN = 11111001b
Given = 11000XX0b
Example 2, slave 1:
SADDR = 11100000b
SADEN = 11111010b
Given = 11100X0Xb
Jul. 20, 2018
Page 138 of 276
Rev. 1.06
N76E003 Datasheet
Example 3, slave 2:
SADDR = 11000000b
SADEN = 11111100b
Given = 110000XXb
In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0
requires that bit 0 = 0 and it can be uniquely addressed by 11100110b. Slave 1 requires that bit 1 = 0
and it can be uniquely addressed by 11100101b. Slave 2 requires that bit 2 = 0 and its unique address
is 11100011b. To select Slaves 0 and 1 and exclude Slave 2 use address 11100100b, since it is
necessary to make bit 2 = 1 to exclude slave 2.
he “Broadcast” address for each slave is created by taking the logical O
of
ADD
and
ADE .
Zeros in this result are treated as “don’t-cares”, e.g.:
SADDR
= 01010110b
SADEN
= 11111100b
Broadcast = 1111111Xb
he use of don’t-care bits provides flexibility in defining the Broadcast address, however in most
applications, interpreting the “don’t-cares” as all ones, the broadcast address will be FFH.
On reset,
ADD
and
ADE
are initialized to
H.
his produces a “Given” address of all “don’t
cares” as well as a “Broadcast” address of all XXXXXXXXb (all “don’t care” bits). his ensures that the
serial port will reply to any address, and so that it is backwards compatible with the standard 80C51
microcontrollers that do not support automatic address recognition.
Jul. 20, 2018
Page 139 of 276
Rev. 1.06
N76E003 Datasheet
14. SERIAL PERIPHERAL INTERFACE (SPI)
The N76E003 provides a Serial Peripheral Interface (SPI) block to support high-speed serial
communication. SPI is a full-duplex, high-speed, synchronous communication bus between
microcontrollers or other peripheral devices such as serial EEPROM, LCD driver, or D/A converter. It
provides either Master or Slave mode, high-speed rate up to FSYS/2, transfer complete and write
collision flag. For a multi-master system, SPI supports Master Mode Fault to protect a multi-master
conflict.
14.1 Functional Description
FSYS
S
M
MSB
MOSI
CLOCK
SPR0
SPR1
M
S
Write Data Buffer
8-bit Shift Register
Read Data Buffer
Select
MISO
LSB
Pin Contorl Logic
Divider
/2, /4, /8, /16
Clock Logic
SPCLK
SSOE
DISMODF
SPIEN
MSTR
SS
MSTR
SPI Status Register
SPI Interrupt
SPR1
SPR0
CPHA
CPOL
LSBFE
MSTR
SSOE
SPIEN
DISMODF
SPIOVF
MODF
WCOL
SPIF
SPI Status Control Logic
SPIEN
SPI Control Register
Internal
Data Bus
Figure 14.1. SPI Block Diagram
Figure 14.1. SPI Block Diagram shows SPI block diagram. It provides an overview of SPI architecture
in this device. The main blocks of SPI are the SPI control register logic, SPI status logic, clock rate
control logic, and pin control logic. For a serial data transfer or receiving, The SPI block exists a write
Jul. 20, 2018
Page 140 of 276
Rev. 1.06
N76E003 Datasheet
data buffer, a shift out register and a read data buffer. It is double buffered in the receiving and
transmit directions. Transmit data can be written to the shifter until when the previous transfer is not
complete. Receiving logic consists of parallel read data buffer so the shift register is free to accept a
second data, as the first received data will be transferred to the read data buffer.
The four pins of SPI interface are Master-In/Slave-Out (MISO), Master-Out/Slave-In (MOSI), Shift
Clock (SPCLK), and Slave Select ( ̅̅̅̅). The MOSI pin is used to transfer a 8-bit data in series from the
Master to the Slave. Therefore, MOSI is an output pin for Master device and an input for Slave.
Respectively, the MISO is used to receive a serial data from the Slave to the Master.
The SPCLK pin is the clock output in Master mode, but is the clock input in Slave mode. The shift
clock is used to synchronize the data movement both in and out of the devices through their MOSI and
MISO pins. The shift clock is driven by the Master mode device for eight clock cycles. Eight clocks
exchange one byte data on the serial lines. For the shift clock is always produced out of the Master
device, the system should never exist more than one device in Master mode for avoiding device
conflict.
Each Slave peripheral is selected by one Slave Select pin ( ̅̅̅̅). The signal should stay low for any
Slave access. When ̅̅̅̅ is driven high, the Slave device will be inactivated. If the system is multislave, there should be only one Slave device selected at the same time. In the Master mode MCU, the
̅̅̅̅ pin does not function and it can be configured as a general purpose I/O. However, ̅̅̅̅ can be used
as Master Mode Fault detection (see Section 14.5 “Mode Fault Detection” on page 150) via software
setting if multi-master environment exists. The N76E003 also provides auto-activating function to
toggle ̅̅̅̅ between each byte-transfer.
Master/Slave
MCU1
Master/Slave
MCU2
MISO
MISO
MOSI
MOSI
SPCLK
Slave device 1
Jul. 20, 2018
Slave device 2
I/O
PORT
SO
SI
SCK
SS
SO
SI
SCK
SS
0
1
2
3
SO
0
1
2
3
SI
SS
SCK
SS
SS
I/O
PORT
SPCLK
Slave device 3
Page 141 of 276
Rev. 1.06
N76E003 Datasheet
Figure 14.2. SPI Multi-Master, Multi-Slave Interconnection
Figure 14.2 shows a typical interconnection of SPI devices. The bus generally connects devices
together through three signal wires, MOSI to MOSI, MISO to MISO, and SPCLK to SPCLK. The
Master devices select the individual Slave devices by using four pins of a parallel port to control the
four ̅̅̅̅ pins. MCU1 and MCU2 play either Master or Slave mode. The ̅̅̅̅ should be configured as
Master Mode Fault detection to avoid multi-master conflict.
MOSI
MOSI
MISO
MISO
SPI shift register
7 6 5 4 3 2 1 0
SPI shift register
7 6 5 4 3 2 1 0
SPCLK SPCLK
SPI clock
generator
SS
Master MCU
*
SS
GND
Slave MCU
* SS configuration follows DISMODF and SSOE bits.
Figure 14.3. SPI Single-Master, Single-Slave Interconnection
Figure 14.3 shows the simplest SPI system interconnection, single-master and signal-slave. During a
transfer, the Master shifts data out to the Slave via MOSI line. While simultaneously, the Master shifts
data in from the Slave via MISO line. The two shift registers in the Master MCU and the Slave MCU
can be considered as one 16-bit circular shift register. Therefore, while a transfer data pushed from
Master into Slave, the data in Slave will also be pulled in Master device respectively. The transfer
effectively exchanges the data, which was in the SPI shift registers of the two MCUs.
By default, SPI data is transferred MSB first. If the LSBFE (SPCR.5) is set, SPI data shifts LSB first.
This bit does not affect the position of the MSB and LSB in the data register. Note that all the following
description and figures are under the condition of LSBFE logic 0. MSB is transmitted and received
first.
There are three SPI registers to support its operations, including SPI control register (SPCR), SPI
status register (SPSR), and SPI data register (SPDR). These registers provide control, status, data
storage functions, and clock rate selection. The following registers relate to SPI function.
Jul. 20, 2018
Page 142 of 276
Rev. 1.06
N76E003 Datasheet
SPCR – Serial Peripheral Control Register
7
6
5
4
SSOE
SPIEN
LSBFE
MSTR
R/W
R/W
R/W
R/W
Address: F3H, page 0
Bit
Name
3
CPOL
R/W
2
CPHA
R/W
1
0
SPR1
SPR0
R/W
R/W
Reset value: 0000 0000b
Description
7
SSOE
Slave select output enable
This bit is used in combination with the DISMODF (SPSR.3) bit to determine the
feature of ̅̅̅̅ pin as shown in Table 14-1. Slave Select Pin Configurations. This bit
takes effect only under MSTR = 1 and DISMODF = 1 condition.
0 = ̅̅̅̅ functions as a general purpose I/O pin.
1 = ̅̅̅̅ automatically goes low for each transmission when selecting external
Slave device and goes high during each idle state to de-select the Slave
device.
6
SPIEN
SPI enable
0 = SPI function Disabled.
1 = SPI function Enabled.
5
LSBFE
LSB first enable
0 = The SPI data is transferred MSB first.
1 = The SPI data is transferred LSB first.
4
MSTR
Master mode enable
This bit switches the SPI operating between Master and Slave modes.
0 = The SPI is configured as Slave mode.
1 = The SPI is configured as Master mode.
3
CPOL
SPI clock polarity select
CPOL bit determines the idle state level of the SPI clock. See Figure 14.4. SPI
Clock Formats.
0 = The SPI clock is low in idle state.
1 = The SPI clock is high in idle state.
2
CPHA
SPI clock phase select
CPHA bit determines the data sampling edge of the SPI clock. See Figure 14.4.
SPI Clock Formats.
0 = The data is sampled on the first edge of the SPI clock.
1 = The data is sampled on the second edge of the SPI clock.
Jul. 20, 2018
Page 143 of 276
Rev. 1.06
N76E003 Datasheet
Bit
1:0
Name
Description
SPR[1:0]
SPI clock rate select
These two bits select four grades of SPI clock divider. The clock rates below are
illustrated under FSYS = 16 MHz condition.
SPR1
0
0
1
1
SPR0
0
1
0
1
Divider
2
4
8
16
SPI clock rate
8M bit/s
4M bit/s
2M bit/s
1M bit/s
SPR[1:0] are valid only under Master mode (MSTR = 1). If under Slave mode, the
clock will automatically synchronize with the external clock on SPICLK pin from
Master device up to FSYS/2 communication speed.
SPCR2 – Serial Peripheral Control Register 2
7
6
5
4
Address: F3H, page 1
Bit
Name
7:2
-
1:0
SPIS[1:0]
3
-
2
-
1
0
SPIS1
SPIS0
R/W
R/W
Reset value: 0000 0000b
Description
Reserved
SPI Interval time selection between adjacent bytes
SPIS[1:0] and CPHA select eight grades of SPI interval time selection between
adjacent bytes. As below table:
CPHA
0
0
0
0
1
1
1
1
SPIS1
0
0
1
1
0
0
1
1
SPIS0
0
1
0
1
0
1
0
1
SPI clock
0.5
1.0
1.5
2.0
1.0
1.5
2.0
2.5
SPIS[1:0] are valid only under Master mode (MSTR = 1).
Jul. 20, 2018
Page 144 of 276
Rev. 1.06
N76E003 Datasheet
Table 14-1. Slave Select Pin Configurations
DISMODF
SSOE
Master Mode (MSTR = 1)
0
X
̅̅̅̅ input for Mode Fault
1
0
General purpose I/O
1
1
Automatic ̅̅̅̅ output
Slave Mode (MSTR = 0)
̅̅̅̅ Input for Slave select
SPSR – Serial Peripheral Status Register
7
6
5
4
SPIF
WCOL
SPIOVF
MODF
R/W
R/W
R/W
R/W
Address: F4H
Bit
Name
3
DISMODF
R/W
2
TXBUF
R
1
0
Reset value: 0000 0000b
Description
7
SPIF
SPI complete flag
This bit is set to logic 1 via hardware while an SPI data transfer is complete or an
receiving data has been moved into the SPI read buffer. If ESPI (EIE .0) and EA
are enabled, an SPI interrupt will be required. This bit should be cleared via
software. Attempting to write to SPDR is inhibited if SPIF is set.
6
WCOL
Write collision error flag
This bit indicates a write collision event. Once a write collision event occurs, this
bit will be set. It should be cleared via software.
5
SPIOVF
SPI overrun error flag
This bit indicates an overrun event. Once an overrun event occurs, this bit will be
set. If ESPI and EA are enabled, an SPI interrupt will be required. This bit should
be cleared via software.
4
MODF
Mode Fault error flag
This bit indicates a Mode Fault error event. If ̅̅̅̅ pin is configured as Mode Fault
input (MSTR = 1 and DISMODF = 0) and ̅̅̅̅ is pulled low by external devices, a
Mode Fault error occurs. Instantly MODF will be set as logic 1. If ESPI and EA
are enabled, an SPI interrupt will be required. This bit should be cleared via
software.
3
DISMODF
2
TXBUF
Jul. 20, 2018
Disable Mode Fault error detection
This bit is used in combination with the SSOE (SPCR.7) bit to determine the
feature of ̅̅̅̅ pin as shown in Table 14-1. Slave Select Pin Configurations.
DISMODF is valid only in Master mode (MSTR = 1).
0 = Mode Fault detection Enabled. ̅̅̅̅ serves as input pin for Mode Fault
detection disregard of SSOE.
1 = Mode Fault detection Disabled. The feature of ̅̅̅̅ follows SSOE bit.
SPI writer data buffer status
This bit indicates the SPI transmit buffer status.
0 = SPI writer data buffer is empty
1 = SPI writer data buffer is full.
Page 145 of 276
Rev. 1.06
N76E003 Datasheet
SPDR – Serial Peripheral Data Register
7
6
5
4
3
2
1
0
SPDR[7:0]
R/W
Address: F5H
Bit
7:0
Reset value: 0000 0000b
Name
Description
SPDR[7:0]
Serial peripheral data
This byte is used for transmitting or receiving data on SPI bus. A write of this
byte is a write to the shift register. A read of this byte is actually a read of the
read data buffer. In Master mode, a write to this register initiates transmission
and reception of a byte simultaneously.
14.2 Operating Modes
14.2.1 Master Mode
The SPI can operate in Master mode while MSTR (SPCR.4) is set as 1. Only one Master SPI device
can initiate transmissions. A transmission always begins by Master through writing to SPDR. The byte
written to SPDR begins shifting out on MOSI pin under the control of SPCLK. Simultaneously, another
byte shifts in from the Slave on the MISO pin. After 8-bit data transfer complete, SPIF (SPSR.7) will
automatically set via hardware to indicate one byte data transfer complete. At the same time, the data
received from the Slave is also transferred in SPDR. User can clear SPIF and read data out of SPDR.
14.2.2 Slave Mode
When MSTR is 0, the SPI operates in Slave mode. The SPCLK pin becomes input and it will be
clocked by another Master SPI device. The ̅̅̅̅̅ pin also becomes input. The Master device cannot
exchange data with the Slave device until the ̅̅̅̅̅ pin of the Slave device is externally pulled low.
Before data transmissions occurs, the ̅̅̅̅̅ of the Slave device should be pulled and remain low until
the transmission is complete. If ̅̅̅̅̅ goes high, the SPI is forced into idle state. If the ̅̅̅̅̅ is forced to
high at the middle of transmission, the transmission will be aborted and the rest bits of the receiving
shifter buffer will be high and goes into idle state.
In Slave mode, data flows from the Master to the Slave on MOSI pin and flows from the Slave to the
Master on MISO pin. The data enters the shift register under the control of the SPCLK from the Master
device. After one byte is received in the shift register, it is immediately moved into the read data buffer
and the SPIF bit is set. A read of the SPDR is actually a read of the read data buffer. To prevent an
overrun and the loss of the byte that caused by the overrun, the Slave should read SPDR out and the
first SPIF should be cleared before a second transfer of data from the Master device comes in the
read data buffer.
Jul. 20, 2018
Page 146 of 276
Rev. 1.06
N76E003 Datasheet
14.3 Clock Formats and Data Transfer
To accommodate a wide variety of synchronous serial peripherals, the SPI has a clock polarity bit
CPOL (SPCR.3) and a clock phase bit CPHA (SPCR.2). Figure 14.4. SPI Clock Formats shows that
CPOL and CPHA compose four different clock formats. The CPOL bit denotes the SPCLK line level in
its idle state. The CPHA bit defines the edge on which the MOSI and MISO lines are sampled. The
CPOL and CPHA should be identical for the Master and Slave devices on the same system. To
Communicate in different data formats with one another will result undetermined result.
Clock Phase (CPHA)
CPOL = 0
CPHA = 1
sample
sample
sample
sample
CPOL = 1
Clock Polarity (CPOH)
CPHA = 0
Figure 14.4. SPI Clock Formats
In SPI, a Master device always initiates the transfer. If SPI is selected as Master mode (MSTR = 1)
and enabled (SPIEN = 1), writing to the SPI data register (SPDR) by the Master device starts the SPI
clock and data transfer. After shifting one byte out and receiving one byte in, the SPI clock stops and
SPIF (SPSR.7) is set in both Master and Slave. If SPI interrupt enable bit ESPI (EIE.0) is set 1 and
global interrupt is enabled (EA = 1), the interrupt service routine (ISR) of SPI will be executed.
Concerning the Slave mode, the ̅̅̅̅̅ signal needs to be taken care. As shown in Figure 14.4. SPI
Clock Formats, when CPHA = 0, the first SPCLK edge is the sampling strobe of MSB (for an example
of LSBFE = 0, MSB first). Therefore, the Slave should shift its MSB data before the first SPCLK edge.
The falling edge of ̅̅̅̅̅ is used for preparing the MSB on MISO line. The ̅̅̅̅̅ pin therefore should
toggle high and then low between each successive serial byte. Furthermore, if the slave writes data to
the SPI data register (SPDR) while ̅̅̅̅̅ is low, a write collision error occurs.
When CPHA = 1, the sampling edge thus locates on the second edge of SPCLK clock. The Slave
uses the first SPCLK clock to shift MSB out rather than the ̅̅̅̅̅ falling edge. Therefore, the ̅̅̅̅̅ line can
remain low between successive transfers. This format may be preferred in systems having single fixed
Jul. 20, 2018
Page 147 of 276
Rev. 1.06
N76E003 Datasheet
Master and single fixed Slave. The ̅̅̅̅̅ line of the unique Slave device can be tied to GND as long as
only CPHA = 1 clock mode is used.
The SPI should be configured before it is enabled (SPIEN = 1), or a change of LSBFE, MSTR,
CPOL, CPHA and SPR[1:0] will abort a transmission in progress and force the SPI system into
idle state. Prior to any configuration bit changed, SPIEN must be disabled first.
SPCLK Cycles
1
SPCLK Cycles
2
3
4
5
6
7
8
SPCLK (CPOL=0)
SPCLK (CPOL=1)
Transfer Progress[1]
(internal signal)
MOSI
MISO
MSB
MSB
6
5
4
3
2
1
6
5
4
3
2
1
LSB
LSB
Input to Slave SS
SS output of Master[2]
SPIF (Master)
SPIF (Slave)
[1] Transfer progress starts by a writing SPDR of Master MCU.
[2] SS automatic output affects when MSTR = DISMODF = SSOE = 1.
Figure 14.5. SPI Clock and Data Format with CPHA = 0
Jul. 20, 2018
Page 148 of 276
Rev. 1.06
N76E003 Datasheet
SPCLK Cycles
SPCLK Cycles
1
2
3
4
5
6
7
8
MSB
6
5
4
3
2
1
LSB
6
5
4
3
2
1
SPCLK (CPOL=0)
SPCLK (CPOL=1)
Transfer Progress[1]
(internal signal)
MOSI
MSB
MISO
LSB
[3]
[4]
Input to Slave SS
SS output of Master[2]
SPIF (Master)
SPIF (Slave)
[1] Transfer progress starts by a writing SPDR of Master MCU.
[2] SS automatic output affects when DISMODF = SSOE = MSTR = 1.
[3] If SS of Slave is low, the MISO will be the LSB of previous data. Otherwise, MISO will be high.
[4] While SS stays low, the LSB will last its state. Once SS is released to high, MISO will switch to high level.
Jul. 20, 2018
Page 149 of 276
Rev. 1.06
N76E003 Datasheet
Figure 14.6. SPI Clock and Data Format with CPHA = 1
14.4 Slave Select Pin Configuration
The N76E003 SPI gives a flexible ̅̅̅̅̅ pin feature for different system requirements. When the SPI
operates as a Slave, ̅̅̅̅̅ pin always rules as Slave select input. When the Master mode is enabled, ̅̅̅̅̅
has three different functions according to DISMODF (SPSR.3) and SSOE (SPCR.7). By default,
DISMODF is 0. It means that the Mode Fault detection activates. ̅̅̅̅̅ is configured as a input pin to
check if the Mode Fault appears. On the contrary, if DISMODF is 1, Mode Fault is inactivated and the
SSOE bit takes over to control the function of the ̅̅̅̅̅ pin. While SSOE is 1, it means the Slave select
signal will generate automatically to select a Slave device. The ̅̅̅̅̅ as output pin of the Master usually
connects with the ̅̅̅̅̅ input pin of the Slave device. The ̅̅̅̅̅ output automatically goes low for each
transmission when selecting external Slave device and goes high during each idle state to de-select
the Slave device. While SSOE is 0 and DISMODF is 1, ̅̅̅̅̅ is no more used by the SPI and reverts to
be a general purpose I/O pin.
14.5 Mode Fault Detection
The Mode Fault detection is useful in a system where more than one SPI devices might become
Masters at the same time. It may induce data contention. When the SPI device is configured as a
Master and the ̅̅̅̅̅ input line is configured for Mode Fault input depending on Table 14-1. Slave Select
Pin Configurations, a Mode Fault error occurs once the ̅̅̅̅̅ is pulled low by others. It indicates that
some other SPI device is trying to address this Master as if it is a Slave. Instantly the MSTR and
SPIEN control bits in the SPCR are cleared via hardware to disable SPI, Mode Fault flag MODF
(SPSR.4) is set and an interrupt is generated if ESPI (EIE .0) and EA are enabled.
14.6 Write Collision Error
The SPI is signal buffered in the transfer direction and double buffered in the receiving and transmit
direction. New data for transmission cannot be written to the shift register until the previous transaction
is complete. Write collision occurs while SPDR be written more than once while a transfer was in
progress. SPDR is double buffered in the transmit direction. Any writing to SPDR cause data to be
written directly into the SPI shift register. Once a write collision error is generated, WCOL (SPSR.6)
will be set as 1 via hardware to indicate a write collision. In this case, the current transferring data
continues its transmission. However the new data that caused the collision will be lost. Although the
SPI logic can detect write collisions in both Master and Slave modes, a write collision is normally a
Slave error because a Slave has no indicator when a Master initiates a transfer. During the receiving
Jul. 20, 2018
Page 150 of 276
Rev. 1.06
N76E003 Datasheet
of Slave, a write to SPDR causes a write collision in Slave mode. WCOL flag needs to be cleared via
software.
14.7 Overrun Error
For receiving data, the SPI is double buffered in the receiving direction. The received data is
transferred into a parallel read data buffer so the shifter is free to accept a second serial byte.
However, the received data should be read from SPDR before the next data has been completely
shifted in. As long as the first byte is read out of the read data buffer and SPIF is cleared before the
next byte is ready to be transferred, no overrun error condition occurs. Otherwise the overrun error
occurs. In this condition, the second byte data will not be successfully received into the read data
register and the previous data will remains. If overrun occur, SPIOVF (SPSR.5) will be set via
hardware. An SPIOVF setting will also require an interrupt if enabled. Figure 14.7. SPI Overrun
Waveform shows the relationship between the data receiving and the overrun error.
Data[n] Receiving Begins
Shift Register
Data[n+1] Receiving Begins
Shifting Data[n] in
SPIF
Data[n+2] Receiveing Begins
Shifting Data[n+1] in
Shifting Data[n+2] in
[1]
[3]
Read Data Buffer
Data[n]
SPIOVF
[4]
Data[n]
[2]
Data[n+2]
[3]
[1] When Data[n] is received, the SPIF will be set.
[2] If SPIF is not clear before Data[n+1] progress done, the SPIOVF will
be set. Data[n] will be kept in read data buffer but Data [n+1] will be lost.
[3] SPIF and SPIOVF must be cleared by software.
[4] When Data[n+2] is received, the SPIF will be set again.
Figure 14.7. SPI Overrun Waveform
14.8 SPI Interrupt
Three SPI status flags, SPIF, MODF, and SPIOVF, can generate an SPI event interrupt requests. All
of them locate in SPSR. SPIF will be set after completion of data transfer with external device or a
new data have been received and copied to SPDR. MODF becomes set to indicate a low level on ̅̅̅̅̅
causing the Mode Fault state. SPIOVF denotes a receiving overrun error. If SPI interrupt mask is
enabled via setting ESPI (EIE.6) and EA is 1, CPU will executes the SPI interrupt service routine once
any of these three flags is set. User needs to check flags to determine what event caused the
interrupt. These three flags are software cleared.
Jul. 20, 2018
Page 151 of 276
Rev. 1.06
N76E003 Datasheet
SPIF
SPIOVF
SS
MSTR
DISMODF
Mode
MODF
Fault
Detection
SPI Interrupt
ESPI
(EIE.6)
EA
Figure 14.8. SPI Interrupt Request
Jul. 20, 2018
Page 152 of 276
Rev. 1.06
N76E003 Datasheet
2
15. INTER-INTEGRATED CIRCUIT (I C)
2
The Inter-Integrated Circuit (I C) bus serves as an serial interface between the microcontrollers and
2
2
the I C devices such as EEPROM, LCD module, temperature sensor, and so on. The I C bus used
two wires design (a serial data line SDA and a serial clock line SCL) to transfer information between
devices.
2
The I C bus uses bi-directional data transfer between masters and slaves. There is no central master
and the multi-master system is allowed by arbitration between simultaneously transmitting masters.
The serial clock synchronization allows devices with different bit rates to communicate via one serial
2
bus. The I C bus supports four transfer modes including master transmitter, master receiver, slave
2
receiver, and slave transmitter. The I C interface only supports 7-bit addressing mode. A special mode
2
General Call is also available. The I C can meet both standard (up to 100kbps) and fast (up to 400k
bps) speeds.
15.1 Functional Description
For a bi-directional transfer operation, the SDA and SCL pins should be open-drain pads. This
implements a wired-AND function, which is essential to the operation of the interface. A low level on a
2
2
I C bus line is generated when one or more I C devices output a “ ”. A high level is generated when
2
all I C devices output “ ”, allowing the pull-up resistors to pull the line high. In N76E003, user should
2
set output latches of SCL and SDA. As logic 1 before enabling the I C function by setting I2CEN
(I2CON.6).
VDD
RUP
RUP
SDA
SCL
SDA
SDA
SCL
SCL
Other MCU
N76E003
SDA
SCL
Slave Device
2
Figure 15.1. I C Bus Interconnection
2
The I C is considered free when both lines are high. Meanwhile, any device, which can operate as a
master can occupy the bus and generate one transfer after generating a START condition. The bus
now is considered busy before the transfer ends by sending a STOP condition. The master generates
Jul. 20, 2018
Page 153 of 276
Rev. 1.06
N76E003 Datasheet
all of the serial clock pulses and the START and STOP condition. However if there is no START
condition on the bus, all devices serve as not addressed slave. The hardware looks for its own slave
address or a General Call address. (The General Call address detection may be enabled or disabled
by GC (I2ADDR.0).) If the matched address is received, an interrupt is requested.
2
Every transaction on the I C bus is 9 bits long, consisting of 8 data bits (MSB first) and a single
acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and
STOP condition) is unrestricted but each byte has to be followed by an acknowledge bit. The master
th
device generates 8 clock pulse to send the 8-bit data. After the 8 falling edge of the SCL line, the
device outputting data on the SDA changes that pin to an input and reads in an acknowledge value on
th
th
the 9 clock pulse. After 9 clock pulse, the data receiving device can hold SCL line stretched low if
next receiving is not prepared ready. It forces the next byte transaction suspended. The data
transaction continues when the receiver releases the SCL line.
SDA
MSB
LSB
ACK
8
9
SCL
1
2
START
condition
STOP
condition
2
Figure 15.2. I C Bus Protocol
15.1.1 START and STOP Condition
2
The protocol of the I C bus defines two states to begin and end a transfer, START (S) and STOP (P)
conditions. A START condition is defined as a high-to-low transition on the SDA line while SCL line is
high. The STOP condition is defined as a low-to-high transition on the SDA line while SCL line is high.
2
A START or a STOP condition is always generated by the master and I C bus is considered busy after
a START condition and free after a STOP condition. After issuing the STOP condition successful, the
original master device will release the control authority and turn back as a not addressed slave.
2
Consequently, the original addressed slave will become a not addressed slave. The I C bus is free
and listens to next START condition of next transfer.
A data transfer is always terminated by a STOP condition generated by the master. However, if a
master still wishes to communicate on the bus, it can generate a repeated START (Sr) condition and
address the pervious or another slave without first generating a STOP condition. Various combinations
of read/write formats are then possible within such a transfer.
Jul. 20, 2018
Page 154 of 276
Rev. 1.06
N76E003 Datasheet
SDA
SCL
START
Repeated
START
START
STOP
STOP
Figure 15.3. START, Repeated START, and STOP Conditions
15.1.2 7-Bit Address with Data Format
Following the START condition is generated, one byte of special data should be transmitted by the
th
master. It includes a 7-bit long slave address (SLA) following by an 8 bit, which is a data direction bit
(R/W), to address the target slave device and determine the direction of data flow. If R/W bit is 0, it
indicates that the master will write information to a selected slave. Also, if R/W bit is 1, it indicates that
the master will read information from the addressed slave. An address packet consisting of a slave
address and a read I or a write (W) bit is called SLA+R or SLA+W, respectively. A transmission
basically consists of a START condition, a SLA+W/R, one or more data packets and a STOP
condition. After the specified slave is addressed by SLA+W/R, the second and following 8-bit data
bytes issue by the master or the slave devices according to the R/W bit configuration.
here is an exception called “General
all” address, which can address all devices by giving the first
byte of data all 0. A General Call is used when a master wishes to transmit the same message to
several slaves in the system. When this address is used, other devices may respond with an
acknowledge or ignore it according to individual software configuration. If a device response the
General Call, it operates as like in the slave-receiver mode. Note that the address 0x00 is reserved for
2
General Call and cannot be used as a slave address, therefore, in theory, a 7-bit addressing I C bus
accepts 127 devices with their slave addresses 1 to 127.
SDA
SCL
S
1-7
8
9
ADDRESS
W/R
ACK
1-7
8
DATA
9
1-7
ACK
8
DATA
9
ACK
P
2
Figure 15.4. Data Format of One I C Transfer
Jul. 20, 2018
Page 155 of 276
Rev. 1.06
N76E003 Datasheet
During the data transaction period, the data on the SDA line should be stable during the high period of
the clock, and the data line can only change when SCL is low.
15.1.3 Acknowledge
e
th
Th 9 SCL pulse for any transferred byte is dedicated as an Acknowledge (ACK). It allows receiving
devices (which can be the master or slave) to respond back to the transmitter (which also can be the
master or slave) by pulling the SDA line low. The acknowledge-related clock pulse is generated by the
master. The transmitter should release control of SDA line during the acknowledge clock pulse. The
ACK is an active-low signal, pulling the SDA line low during the clock pulse high duty, indicates to the
transmitter that the device has received the transmitted data. Commonly, a receiver, which has been
addressed is requested to generate an ACK after each byte has been received. When a slave receiver
does not acknowledge (NACK) the slave address, the SDA line should be left high by the slave so that
the mater can generate a STOP or a repeated START condition.
If a slave-receiver does acknowledge the slave address, it switches itself to not addressed slave mode
and cannot receive any more data bytes. This slave leaves the SDA line high. The master should
generate a STOP or a repeated START condition.
If a master-receiver is involved in a transfer, because the master controls the number of bytes in the
transfer, it should signal the end of data to the slave-transmitter by not generating an acknowledge on
the last byte. The slave-transmitter then switches to not addressed mode and releases the SDA line to
allow the master to generate a STOP or a repeated START condition.
SDA output by transmitter
SDA output by receiver
SDA = 0, acknowledge (ACK)
SDA = 1, not acknowledge (NACK)
SCL from master
1
2
8
9
Clock pulse for
acknowledge bit
START
condition
Figure 15.5. Acknowledge Bit
15.1.4 Arbitration
A master may start a transfer only if the bus is free. It is possible for two or more masters to generate
a START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL
is high. During arbitration, the first of the competing master devices to place‘a’’1’ (high) on SDA while
Jul. 20, 2018
Page 156 of 276
Rev. 1.06
N76E003 Datasheet
another master transmits‘a’’0’ (low) switches off its data output stage because the level on the bus
does not match its own level. The arbitration lost master switches to the not addressed slave
immediately to detect its own slave address in the same serial transfer whether it is being addressed
by the winning master. It also releases SDA line to high level for not affecting the data transfer
continued by the winning master. However, the arbitration lost master continues generating clock
pulses on SCL line until the end of the byte in which it loses the arbitration.
Arbitration is carried out by all masters continuously monitoring the SDA line after outputting data. If
the value read from the SDA line does not match the value that the master has to output, it has lost
the arbitration. Note that a master can only lose arbitration when it outputs a high SDA value while
another master outputs a low value. Arbitration will continue until only one master remains, and this
may take many bits. Its first stage is a comparison of address bits, and if both masters are trying to
address the same device, arbitration continues on to the comparison of data bits or acknowledge bit.
DATA 1 from master 1
Master 1 loses arbitration for DATA 1 ≠ SDA
It immediately switches to not addressed slave
and outputs high level
DATA 2 from master 2
SDA line
SCL line
START
condition
Figure 15.6. Arbitration Procedure of Two Masters
2
Since control of the I C bus is decided solely on the address or master code and data sent by
competing masters, there is no central master, nor any order of priority on the bus. Slaves are not
involved in the arbitration procedure.
2
15.2 Control Registers of I C
2
There are five control registers to interface the I C bus including I2CON, I2STAT, I2DAT, I2ADDR, and
I2CLK. These registers provide protocol control, status, data transmitting and receiving functions, and
clock rate configuration. For application flexibility, SDA and SCL pins can be exchanged by I2CPX
2
(I2CON.0). The following registers relate to I C function.
Jul. 20, 2018
Page 157 of 276
Rev. 1.06
N76E003 Datasheet
2
I2CON – I C Control (Bit-addressable)
7
6
5
I2CEN
STA
R/W
R/W
Address: C0H
Bit
Name
4
STO
R/W
3
SI
R/W
2
AA
R/W
1
0
I2CPX
R/W
Reset value: 0000 0000b
Description
7
-
6
I2CEN
5
STA
START flag
2
When STA is set, the I C generates a START condition if the bus is free. If the bus
2
is busy, the I C waits for a STOP condition and generates a START condition
following.
2
If STA is set while the I C is already in the master mode and one or more bytes
2
have been transmitted or received, the I C generates a repeated START
condition.
Note that STA can be set anytime even in a slave mode, but STA is not hardware
automatically cleared after START or repeated START condition has been
detected. User should take care of it by clearing STA manually.
4
STO
STOP flag
2
When STO is set if the I C is in the master mode, a STOP condition is transmitted
to the bus. STO is automatically cleared by hardware once the STOP condition
has been detected on the bus.
2
The STO flag setting is also used to recover the I C device from the bus error
2
state (I2STAT as 00H). In this case, no STOP condition is transmitted to the I C
bus.
If the STA and STO bits are both set and the device is original in the master
2
mode, the I C bus will generate a STOP condition and immediately follow a
START condition. If the device is in slave mode, STA and STO simultaneous
2
setting should be avoid from issuing illegal I C frames.
3
SI
I C interrupt flag
2
SI flag is set by hardware when one of 26 possible I C status (besides F8H status)
is entered. After SI is set, the software should read I2STAT register to determine
which step has been passed and take actions for next step.
SI is cleared by software. Before the SI is cleared, the low period of SCL line is
stretched. The transaction is suspended. It is useful for the slave device to deal
with previous data bytes until ready for receiving the next byte.
The serial transaction is suspended until SI is cleared by software. After SI is
2
cleared, I C bus will continue to generate START or repeated START condition,
STOP condition, 8-bit data, or so on depending on the software configuration of
controlling byte or bits. Therefore, user should take care of it by preparing suitable
setting of registers before SI is software cleared.
Jul. 20, 2018
Reserved
2
I C bus enable
2
0 = I C bus Disabled.
2
1 = I C bus Enabled.
2
Before enabling the I C, SCL and SDA port latches should be set to logic 1.
2
Page 158 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
2
AA
1
-
0
I2CPX
Description
Acknowledge assert flag
If the AA flag is set, an ACK (low level on SDA) will be returned during the
2
acknowledge clock pulse of the SCL line while the I C device is a receiver or an
own-address-matching slave.
If the AA flag is cleared, a NACK (high level on SDA) will be returned during the
2
acknowledge clock pulse of the SCL line while the I C device is a receiver or an
own-address-matching slave. A device with its own AA flag cleared will ignore its
own salve address and the General Call. Consequently, SI will note be asserted
and no interrupt is requested.
Note that if an addressed slave does not return an ACK under slave receiver
mode or not receive an ACK under slave transmitter mode, the slave device will
become a not addressed slave. It cannot receive any data until its AA flag is set
and a master addresses it again.
There is a special case of I2STAT value C8H occurs under slave transmitter
mode. Before the slave device transmit the last data byte to the master, AA flag
can be cleared as 0. Then after the last data byte transmitted, the slave device will
actively switch to not addressed slave mode of disconnecting with the master. The
further reading by the master will be all FFH.
Reserved
I2C pins select
0 = Assign SCL to P1.3 and SDA to P1.4.
1 = Assign SCL to P0.2 and SDA to P1.6.
Note that I2C pins will exchange immediately once setting or clearing this bit.
2
I2STAT – I C Status
7
6
5
I2STAT[7:3]
R
4
3
Address: BDH
Bit
2
0
R
1
0
0
0
R
R
Reset value: 1111 1000b
Name
Description
7:3
I2STAT[7:3]
I C status code
The MSB five bits of I2STAT contains the status code. There are 27 possible
status codes. When I2STAT is F8H, no relevant state information is available
2
and SI flag keeps 0. All other 26 status codes correspond to the I C states.
When each of these status is entered, SI will be set as logic 1 and a interrupt is
requested.
2:0
0
Jul. 20, 2018
2
Reserved
The least significant three bits of I2STAT are always read as 0.
Page 159 of 276
Rev. 1.06
N76E003 Datasheet
2
I2DAT – I C Data
7
6
5
4
3
2
1
0
I2DAT[7:0]
R/W
Address: BCH
Bit
Reset value: 0000 0000b
Name
7:0
I2DAT[7:0]
Description
2
I C data
2
I2DAT contains a byte of the I C data to be transmitted or a byte, which has just
received. Data in I2DAT remains as long as SI is logic 1. The result of reading
2
or writing I2DAT during I C transceiving progress is unpredicted.
While data in I2DAT is shifted out, data on the bus is simultaneously being
shifted in to update I2DAT. I2DAT always shows the last byte that presented on
2
the I C bus. Thus the event of lost arbitration, the original value of I2DAT
changes after the transaction.
2
I2ADDR – I C Own Slave Address
7
6
5
4
I2ADDR[7:1]
R/W
3
Address: C1H
Bit
Name
7:1
I2ADDR[7:1]
2
1
0
GC
R/W
Reset value: 0000 0000b
Description
2
I C device’s own slave address
In master mode:
These bits have no effect.
In slave mode:
2
These 7 bits define the slave address of this I C device by user. The master
2
should address I C device by sending the same address in the first byte data
2
after a START or a repeated START condition. If the AA flag is set, this I C
device will acknowledge the master after receiving its own address and
become an addressed slave. Otherwise, the addressing from the master will
be ignored.
Note that I2ADDR[7:1] should not remain its default value of all 0, because
address 0x00 is reserved for General Call.
6
GC
General Call bit
In master mode:
This bit has no effect.
In slave mode:
0 = The General Call is always ignored.
1 = The General Call is recognized if AA flag is 1; otherwise, it is ignored if AA
is 0.
Jul. 20, 2018
Page 160 of 276
Rev. 1.06
N76E003 Datasheet
2
I2CLK – I C Clock
7
6
5
4
3
2
1
0
I2CLK[7:0]
R/W
Address: BEH
Bit
7:0
Reset value: 0000 1001b
Name
Description
I2CLK[7:0]
I C clock setting
In master mode:
2
This register determines the clock rate of I C bus when the device is in a master
mode. The clock rate follows the equation,
2
FSYS
4 × (I2CLK + 1)
.
2
The default value will make the clock rate of I C bus 400k bps if the peripheral
clock is 16 MHz. Note that the I2CLK value of 00H and 01H are not valid. This is
an implement limitation.
In slave mode:
2
This byte has no effect. In slave mode, the I C device will automatically
synchronize with any given clock rate up to 400k bps.
15.3 Operating Modes
2
In I C protocol definition, there are four operating modes including master transmitter, master receiver,
slave receiver, and slave transmitter. There is also a special mode called General Call. Its operating is
similar to master transmitter mode.
15.3.1 Master Transmitter Mode
In the master transmitter mode, several bytes of data are transmitted to a slave receiver. The master
should prepare by setting desired clock rate in I2CLK. The master transmitter mode may now be
entered by setting STA (I2CON.5) bit as 1. The hardware will test the bus and generate a START
condition as soon as the bus becomes free. After a START condition is successfully produced, the SI
flag (I2CON.3) will be set and the status code in I2STAT show 08H. The progress is continued by
loading
DA
with the target slave address and the data direction bit “write” (
A+W).
he
bit
should then be cleared to commence SLA+W transaction.
After the SLA+W byte has been transmitted and an acknowledge (ACK) has been returned by the
addressed slave device, the SI flag is set again and I2STAT is read as 18H. The appropriate action to
be taken follows user defined communication protocol by sending data continuously. After all data is
transmitted, the master can send a STOP condition by setting STO (I2CON.4) and then clearing SI to
terminate the transmission. A repeated START condition can also be generated without sending
STOP condition to immediately initial another transmission.
Jul. 20, 2018
Page 161 of 276
Rev. 1.06
N76E003 Datasheet
(STA,STO,SI,AA) = (1,0,0,X)
A START will be transmitted
Normal
Arbitration lost
08H
A START has been transmitted
(STA,STO,SI,AA) = (X,0,0,X)
I2DAT = SLA+W
SLA+W will be transmitted
(STA,STO,SI,AA) = (X,0,0,1)
I2DAT = SLA+W
SLA+W will be transmitted
MT
68H
18H
SLA+W has been transmitted
ACK has been received
OR
20H
SLA+W has been transmitted
NACK has been received
78H
or
Arbitration lost and addressed
as slave receiver
ACK has been transmitted
OR
B0H
Arbitration lost and addressed
as slave transmitter
ACK has been transmitted
to corresponding
slave mode
(STA,STO,SI,AA)=(0,0,0,X)
I2DAT = Data Byte
Data byte will be transmitted
(STA,STO,SI,AA)=(1,0,0,X)
A repeated START will be
transmitted
28H
10H
Data byte has been transmitted
ACK has been received
or
A repeated START has
been transmitted
(STA,STO,SI,AA)=(0,1,0,X)
A STOP will be transmitted
(STA,STO,SI,AA)=(1,1,0,X)
A STOP followed by a
START will be transmitted
A STOP has been transmitted
A STOP has been transmitted
30H
Data byte has been transmitted
NACK has been received
38H
Arbitration lost in
SLA+W or Data byte
(STA,STO,SI,AA) =(0,0,0,X)
I2DAT = SLA+R
SLA+R will be transmitted
(STA,STO,SI,AA)=(0,0,0,X)
Not addressed slave
will be entered
(STA,STO,SI,AA)=(1,0,0,X)
A START will be transmitted
when the bus becomes free
MR
to master receiver
Figure 15.7. Flow and Status of Master Transmitter Mode
15.3.2 Master Receiver Mode
In the master receiver mode, several bytes of data are received from a slave transmitter. The
transaction is initialized just as the master transmitter mode. Following the START condition, I2DAT
should be loaded with the target slave address and the data direction bit “read” (
A+ ). After the
SLA+R byte is transmitted and an acknowledge bit has been returned, the SI flag is set again and
I2STAT is read as 40H. SI flag then should be cleared to receive data from the slave transmitter. If AA
flag (I2CON.2) is set, the master receiver will acknowledge the slave transmitter. If AA is cleared, the
Jul. 20, 2018
Page 162 of 276
Rev. 1.06
N76E003 Datasheet
master receiver will not acknowledge the slave and release the slave transmitter as a not addressed
slave. After that, the master can generate a STOP condition or a repeated START condition to
terminate the transmission or initial another one.
(STA,STO,SI,AA) = (1,0,0,X)
A START will be transmitted
Normal
Arbitration lost
08H
A START has been transmitted
(STA,STO,SI,AA) = (X,0,0,X)
I2DAT = SLA+R
SLA+R will be transmitted
(STA,STO,SI,AA) = (X,0,0,1)
I2DAT = SLA+R
SLA+R will be transmitted
40H
or
Arbitration lost and addressed
as slave receiver
ACK has been transmitted
OR
MR
68H
SLA+R has been transmitted
ACK has been received
OR
48H
78H
B0H
SLA+R has been transmitted
NACK has been received
Arbitration lost and addressed
as slave transmitter
ACK has been transmitted
to corresponding
slave mode
(STA,STO,SI,AA)=(0,0,0,0)
Data byte will be received
NACK will be transmitted
(STA,STO,SI,AA)=(0,0,0,1)
Data byte will be received
ACK will be transmitted
(STA,STO,SI,AA)=(1,0,0,X)
A repeated START will be
transmitted
58H
50H
10H
Data byte has been received
NACK has been transmitted
I2DAT = Data Byte
Data byte has been received
ACK has been transmitted
I2DAT = Data Byte
A repeated START has
been transmitted
(STA,STO,SI,AA)=(0,1,0,X)
A STOP will be transmitted
(STA,STO,SI,AA)=(1,1,0,X)
A STOP followed by a
START will be transmitted
A STOP has been transmitted
A STOP has been transmitted
38H
Arbitration lost in NACK bit
(STA,STO,SI,AA) =(0,0,0,X)
I2DAT = SLA+W
SLA+W will be transmitted
(STA,STO,SI,AA)=(0,0,0,X)
Not addressed slave
will be entered
(STA,STO,SI,AA)=(1,0,0,X)
A START will be transmitted
when the bus becomes free
MT
to master transmitter
Figure 15.8. Flow and Status of Master Receiver Mode
15.3.3 Slave Receiver Mode
In the slave receiver mode, several bytes of data are received form a master transmitter. Before a
transmission is commenced, I2ADDR should be loaded with the address to which the device will
respond when addressed by a master. I2CLK does not affect in slave mode. The AA bit should be set
Jul. 20, 2018
Page 163 of 276
Rev. 1.06
N76E003 Datasheet
2
to enable acknowledging its own slave address. After the initialization above, the I C idles until it is
addressed by its own address with the data direction bit “write” (
A+W).
he slave receiver mode
may also be entered if arbitration is lost.
After the slave is addressed by SLA+W, it should clear its SI flag to receive the data from the master
transmitter. If the AA bit is 0 during a transaction, the slave will return a non-acknowledge after the
next received data byte. The slave will also become not addressed and isolate with the master. It
cannot receive any byte of data with I2DAT remaining the previous byte of data, which is just received.
(STA,STO,SI,AA) = (0,0,0,1)
If own SLA+W is received,
ACK will be transmitted
60H
Own SLA+W has been received
ACK has been transmitted
I2DAT = own SLA+W
OR
68H
Arbitration lost and own SLA+W
has been received
ACK has been transmitted
I2DAT = own SLA+W
(STA,STO,SI,AA)=(X,0,0,1)
Data byte will be received
ACK will be transmitted
(STA,STO,SI,AA)=(X,0,0,0)
Data byte will be received
NACK will be transmitted
(STA,STO,SI,AA)=(X,0,0,X)
A STOP or repeated START
will be received
80H
88H
A0H
Data byte has been received
ACK has been transmitted
I2DAT = Data Byte
Data byte has been received
NACK has been transmitted
I2DAT = Data Byte
A STOP or repeated START
has been received
(STA,STO,SI,AA)=(0,0,0,1)
Not addressed slave will be
entered; own SLA will be
recognized; General Call will
be recognized if GC = 1
(STA,STO,SI,AA)=(1,0,0,0)
Not addressed slave will be
entered; no recognition of own
SLA or General Call;
A START will be transmitted
when the bus becomes free
(STA,STO,SI,AA)=(0,0,0,0)
Not addressed slave
will be entered; no recognition
of own SLA or General Call
(STA,STO,SI,AA)=(1,0,0,1)
Not addressed slave will be
entered; own SLA will be
recognized; General Call will
be recognized if GC = 1;
A START will be transmitted
when the bus becomes free
Figure 15.9. Flow and Status of Slave Receiver Mode
15.3.4 Slave Transmitter Mode
In the slave transmitter mode, several bytes of data are transmitted to a master receiver. After
2
I2ADDR and I2CON values are given, the I C wait until it is addressed by its own address with the
data direction bit “read” (
A+ ). he slave transmitter mode may also be entered if arbitration is lost.
After the slave is addressed by SLA+R, it should clear its SI flag to transmit the data to the master
receiver. Normally the master receiver will return an acknowledge after every byte of data is
transmitted by the slave. f the acknowledge is not received, it will transmit all “ ” data if it continues
Jul. 20, 2018
Page 164 of 276
Rev. 1.06
N76E003 Datasheet
the transaction. It becomes a not addressed slave. If the AA flag is cleared during a transaction, the
slave transmits the last byte of data. he next transmitting data will be all “ ” and the slave becomes
not addressed.
(STA,STO,SI,AA) = (0,0,0,1)
If own SLA+R is received,
ACK will be transmitted
A8H
Own SLA+R has been received
ACK has been transmitted
I2DAT = own SLA+R
OR
B0H
Arbitration lost and own SLA+R
has been received
ACK has been transmitted
I2DAT = own SLA+R
(STA,STO,SI,AA)=(X,0,0,1)
I2DAT = Data Byte
Data byte will be transmitted
ACK will be received
(STA,STO,SI,AA)=(X,0,0,X)
I2DAT = Data Byte
Data byte will be transmitted
NACK will be received
(STA,STO,SI,AA)=(X,0,0,0)
I2DAT = Last Data Byte
Last data byte will be transmitted
ACK will be received
(STA,STO,SI,AA)=(X,0,0,X)
A STOP or repeated START
will be received
B8H
C0H
C8H
A0H
Data byte has been transmitted
ACK has been received
Data byte has been transmitted
NACK has been received
Last Data byte has been transmitted
ACK has been received
A STOP or repeated START
has been received
*
(STA,STO,SI,AA)=(0,0,0,0)
Not addressed slave
will be entered; no recognition
of own SLA or General Call
(STA,STO,SI,AA)=(0,0,0,1)
Not addressed slave will be
entered; own SLA will be
recognized; General Call will
be recognized if GC = 1
(STA,STO,SI,AA)=(1,0,0,0)
Not addressed slave will be
entered; no recognition of own
SLA or General Call;
A START will be transmitted
when the bus becomes free
flow is not recommended. If the MSB of next byte which the Slave is going to transmit is 0, it
* This
will hold SDA line. The STOP or repeated START cannot be successfully generated by Master.
(STA,STO,SI,AA)=(1,0,0,1)
Not addressed slave will be
entered; own SLA will be
recognized; General Call will
be recognized if GC = 1;
A START will be transmitted
when the bus becomes free
Figure 15.10. Flow and Status of Slave Transmitter Mode
15.3.5 General Call
The General
all is a special condition of slave receiver mode by been addressed with all “ ” data in
slave address with data direction bit. Both GC (I2ADDR.0) bit and AA bit should be set as 1 to enable
acknowledging General Calls. The slave addressed by a General Call has different status code in
I2STAT with normal slave receiver mode. The General Call may also be produced if arbitration is lost.
Jul. 20, 2018
Page 165 of 276
Rev. 1.06
N76E003 Datasheet
(STA,STO,SI,AA) = (0,0,0,1)
GC = 1
If General Call is received,
ACK will be transmitted
70H
General Call has been received
ACK has been transmitted
I2DAT = 00H
OR
78H
Arbitration lost and General Call
has been received
ACK has been transmitted
I2DAT = 00H
(STA,STO,SI,AA)=(X,0,0,1)
Data byte will be received
ACK will be transmitted
(STA,STO,SI,AA)=(X,0,0,0)
Data byte will be received
NACK will be transmitted
(STA,STO,SI,AA)=(X,0,0,X)
A STOP or repeated START
will be received
90H
98H
A0H
Data byte has been received
ACK has been transmitted
I2DAT = Data Byte
Data byte has been received
NACK has been transmitted
I2DAT = Data Byte
A STOP or repeated START
has been received
(STA,STO,SI,AA)=(0,0,0,1)
Not addressed slave will be
entered; own SLA will be
recognized; General Call will
be recognized if GC = 1
(STA,STO,SI,AA)=(1,0,0,0)
Not addressed slave will be
entered; no recognition of own
SLA or General Call;
A START will be transmitted
when the bus becomes free
(STA,STO,SI,AA)=(0,0,0,0)
Not addressed slave
will be entered; no recognition
of own SLA or General Call
(STA,STO,SI,AA)=(1,0,0,1)
Not addressed slave will be
entered; own SLA will be
recognized; General Call will
be recognized if GC = 1;
A START will be transmitted
when the bus becomes free
Figure 15.11. Flow and Status of General Call Mode
15.3.6 Miscellaneous States
There are two I2STAT status codes that do not correspond to the 25 defined states, which are
mentioned in previous sections. These are F8H and 00H states.
The first status code F8H indicates that no relevant information is available during each transaction.
2
Meanwhile, the SI flag is 0 and no I C interrupt is required.
The other status code 00H means a bus error has occurred during a transaction. A bus error is caused
by a START or STOP condition appearing temporally at an illegal position such as the second through
eighth bits of an address or a data byte, and the acknowledge bit. When a bus error occurs, the SI flag
2
is set immediately. When a bus error is detected on the I C bus, the operating device immediately
switches to the not addressed salve mode, releases SDA and SCL lines, sets the SI flag, and loads
I2STAT as 00H. To recover from a bus error, the STO bit should be set and then SI should be cleared.
2
After that, STO is cleared by hardware and release the I C bus without issuing a real STOP condition
2
waveform on I C bus.
Jul. 20, 2018
Page 166 of 276
Rev. 1.06
N76E003 Datasheet
There is a special case if a START or a repeated START condition is not successfully generated for
2
I C bus is obstructed by a low level on SDA line e.g. a slave device out of bit synchronization, the
2
problem can be solved by transmitting additional clock pulses on the SCL line. The I C hardware
transmits additional clock pulses when the STA bit is set, but no START condition can be generated
because the SDA line is pulled low. When the SDA line is eventually released, a normal START
condition is transmitted, state 08H is entered, and the serial transaction continues. If a repeated
2
START condition is transmitted while SDA is obstructed low, the I C hardware also performs the same
action as above. In this case, state 08H is entered instead of 10H after a successful START condition
is transmitted. Note that the software is not involved in solving these bus problems.
2
The following table is show the status display in I2STAT register of I C number and description:
Master Mode
Slave Mode
STATUS
Description
STATUS
Description
0x08
Start
0Xa0
Slave Transmit Repeat Start or Stop
0x10
Master Repeat Start
0Xa8
Slave Transmit Address ACK
0x18
Master Transmit Address ACK
0Xb0
Slave Transmit Arbitration Lost
0x20
Master Transmit Address NACK
0Xb8
Slave Transmit Data ACK
0x28
Master Transmit Data ACK
0Xc0
Slave Transmit Data NACK
0x30
Master Transmit Data NACK
0Xc8
Slave Transmit Last Data ACK
0x38
Master Arbitration Lost
0x60
Slave Receive Address ACK
0x40
Master Receive Address ACK
0x68
Slave Receive Arbitration Lost
0x48
Master Receive Address NACK
0x80
Slave Receive Data ACK
0x50
Master Receive Data ACK
0x88
Slave Receive Data NACK
0x58
Master Receive Data NACK
0x70
GC mode Address ACK
0x00
Bus error
0x78
GC mode Arbitration Lost
0x90
GC mode Data ACK
0x98
GC mode Data NACK
0Xf8
Bus Released
Note: tatus “ Xf8” exists in both master slave modes, and it won’t raise interrupt.
Note:
When I2C is enabled and I2C status is entered bus error state, SI flag is set by hardware. Until the I2C
bus error is handled, SI flag will maintain its value at 1 and cannot be cleared by software. That is to
Jul. 20, 2018
Page 167 of 276
Rev. 1.06
N76E003 Datasheet
clear SI flag does not clear I2C bus error as well. When using SI flag to determine I2C status and flow,
use following steps to enhance the reliability of the system.
Solution:
–
Send a STOP condition to I2C bus
–
If the STOP condition is invalid, disable the I2C bus and then restart the communication.
For example:
while(SI != 0)
{
if (I2STAT == 0x00)
{
STO = 1;
}
SI = 0;
if(SI!=0)
{
I2CEN = 0;
I2CEN = 1 ;
SI = 0;
I2CEN = 0;
}
}
// Check bus status if bus error，first send stop
// If SI still keep 1
// please first disable I2C.
// Then enable I2C for clear SI.
// At last disable I2C for next a new transfer
2
15.4 Typical Structure of I C Interrupt Service Routine
The following software example in C language for KEIL
TM
C51 compiler shows the typical structure of
2
the I C interrupt service routine including the 26 state service routines and may be used as a base for
user applications. User can follow or modify it for their own application. If one or more of the five
modes are not used, the associated state service routines may be removed, but care should be taken
that a deleted routine can never be invoked.
Void I2C_ISR (void) interrupt 6
{
switch (I2STAT)
{
//===============================================
//Bus Error, always put in ISR for noise handling
//===============================================
case 0x00:
/*00H, bus error occurs*/
STO = 1;
//recover from bus error
break;
//===========
//Master Mode
//===========
Jul. 20, 2018
Page 168 of 276
Rev. 1.06
N76E003 Datasheet
case 0x08:
STA = 0;
/*08H, a START transmitted*/
//STA bit should be cleared by
I2DAT = SLA_ADDR1;
break;
case 0x10:
STA = 0;
I2DAT = SLA_ADDR2;
break;
//=======================
//Master Transmitter Mode
//=======================
case 0x18:
//load SLA+W/R
I2DAT = NEXT_SEND_DATA1;
break;
case 0x20:
//load DATA
software
/*10H, a repeated START transmitted*/
/*18H, SLA+W transmitted, ACK
received*/
/*20H, SLA+W transmitted, NACK
received*/
STO = 1;
AA = 1;
//transmit STOP
//ready for ACK own SLA+W/R or
General Call
break;
case 0x28:
/*28H, DATA transmitted, ACK
received*/
if (Conti_TX_Data)
I2DAT = NEXT_SEND_DATA2;
else
{
STO = 1;
AA = 1;
}
break;
case 0x30:
//if continuing to send DATA
//if no DATA to be sent
/*30H, DATA transmitted, NACK
received*/
STO = 1;
AA = 1;
break;
//===========
//Master Mode
//===========
case 0x38:
STA = 1;
break;
//====================
//Master Receiver Mode
//====================
case 0x40:
/*38H, arbitration lost*/
//retry to transmit START if bus free
/*40H, SLA+R transmitted, ACK
received*/
AA = 1;
break;
case 0x48:
//ACK next received DATA
/*48H, SLA+R transmitted, NACK
received*/
Jul. 20, 2018
Page 169 of 276
Rev. 1.06
N76E003 Datasheet
STO = 1;
AA = 1;
break;
case 0x50:
/*50H, DATA received, ACK
transmitted*/
DATA_RECEIVED1 = I2DAT;
if (To_RX_Last_Data1)
AA = 0;
else
AA = 1;
break;
case 0x58:
//store received DATA
//if last DATA will be received
//not ACK next received DATA
//if continuing receiving DATA
/*58H, DATA received, NACK
transmitted*/
DATA_RECEIVED_LAST1 = I2DAT;
STO = 1;
AA = 1;
break;
//====================================
//Slave Receiver and General Call Mode
//====================================
case 0x60:
/*60H, own SLA+W received, ACK
returned*/
AA = 1;
break;
case 0x68:
/*68H, arbitration lost in SLA+W/R
own SLA+W received, ACK returned */
//not ACK next received DATA after
//arbitration lost
//retry to transmit START if bus free
AA = 0;
STA = 1;
break;
case 0x70:
//*70H, General Call received, ACK
returned
AA = 1;
break;
case 0x78:
/*78H, arbitration lost in SLA+W/R
General Call received, ACK
returned*/
AA = 0;
STA = 1;
break;
case 0x80:
/*80H, previous own SLA+W, DATA
received,
ACK returned*/
DATA_RECEIVED2 = I2DAT;
if (To_RX_Last_Data2)
AA = 0;
else
AA = 1;
break;
case 0x88:
/*88H, previous own SLA+W, DATA
received,
Jul. 20, 2018
Page 170 of 276
Rev. 1.06
N76E003 Datasheet
NACK returned, not addressed SLAVE
mode
entered*/
DATA_RECEIVED_LAST2 = I2DAT;
AA = 1;
//wait for ACK next Master addressing
break;
case 0x90:
/*90H, previous General Call, DATA
received,
ACK returned*/
DATA_RECEIVED3 = I2DAT;
if (To_RX_Last_Data3)
AA = 0;
else
AA = 1;
break;
case 0x98:
/*98H, previous General Call, DATA
received,
NACK returned, not addressed SLAVE
mode
entered*/
DATA_RECEIVED_LAST3 = I2DAT;
AA = 1;
break;
//==========
//Slave Mode
//==========
case 0Xa0:
/*A0H, STOP or repeated START
received while
still addressed SLAVE mode*/
AA = 1;
break;
//======================
//Slave Transmitter Mode
//======================
case 0Xa8:
/*A8H, own SLA+R received, ACK
returned*/
I2DAT = NEXT_SEND_DATA3;
AA = 1;
//when AA is “1”, not last data to be
//transmitted
break;
case 0Xb0:
/*B0H, arbitration lost in SLA+W/R
own SLA+R received, ACK returned */
I2DAT = DUMMY_DATA;
AA = 0;
//when AA is “0”, last data to be
//transmitted
STA = 1;
//retry to transmit START if bus free
break;
case 0Xb8:
/*B8H, previous own SLA+R, DATA
transmitted,
ACK received*/
I2DAT = NEXT_SEND_DATA4;
if (To_TX_Last_Data)
//if last DATA will be transmitted
Jul. 20, 2018
Page 171 of 276
Rev. 1.06
N76E003 Datasheet
AA = 0;
else
AA = 1;
break;
case 0Xc0:
/*C0H, previous own SLA+R, DATA
transmitted,
NACK received, not addressed SLAVE
mode
entered*/
AA = 1;
break;
case 0Xc8:
/*C8H, previous own SLA+R, last DATA
transmitted, ACK received, not addressed
SLAVE
AA = 1;
break;
}//end of switch (I2STAT)
mode entered*/
SI = 0;
I2C ISR
while(STO);
error
//SI should be the last command of
//wait for STOP transmitted or bus
//free, STO is cleared by hardware
}//end of I2C_ISR
2
15.5 I C Time-Out
2
There is a 14-bit time-out counter, which can be used to deal with the I C bus hang-up. If the time-out
counter is enabled, the counter starts up counting until it overflows. Meanwhile I2TOF will be set by
2
hardware and requests I C interrupt. When time-out counter is enabled, setting flag SI to high will
2
reset counter and restart counting up after SI is cleared. If the I C bus hangs up, it causes the SI flag
not set for a period. The 14-bit time-out counter will overflow and require the interrupt service.
0
FSYS
1/4
14-bit I2C Time-out Counter
1
I2TOF
Clear Counter
DIV
I2CEN
I2TOCEN
SI
2
Figure 15.12. I C Time-Out Counter
Jul. 20, 2018
Page 172 of 276
Rev. 1.06
N76E003 Datasheet
2
I2TOC – I C Time-out Counter
7
6
Address: BFH
Bit
5
-
4
-
3
-
2
I2TOCEN
R/W
1
0
DIV
I2TOF
R/W
R/W
Reset value: 0000 0000b
Name
Description
2
I2TOCEN
I C time-out counter enable
2
0 = I C time-out counter Disabled.
2
1 = I C time-out counter Enabled.
2
2
Note: please always enable I C interrupt when enable I C time-out counter
function
1
DIV
0
I2TOF
2
2
I C time-out counter clock divider
2
0 = The clock of I C time-out counter is FSYS/1.
2
1 = The clock of I C time-out counter is FSYS/4.
2
I C time-out flag
2
This flag is set by hardware if 14-bit I C time-out counter overflows. It is cleared
by software.
2
15.6 I C Interrupt
2
2
There are two I C flags, SI and I2TOF. Both of them can generate an I C event interrupt requests. If
2
2
I C interrupt mask is enabled via setting EI2C (EIE.0) and EA as 1, CPU will execute the I C interrupt
service routine once any of these two flags is set. User needs to check flags to determine what event
2
caused the interrupt. Both of I C flags are cleared by software.
Jul. 20, 2018
Page 173 of 276
Rev. 1.06
N76E003 Datasheet
16. PIN INTERRUPT
The N76E003 provides pin interrupt input for each I/O pin to detect pin state if button or keypad set is
used. A maximum 8-channel pin interrupt detection can be assigned by I/O port sharing. The pin
interrupt is generated when any key is pressed on a keyboard or keypad, which produces an edge or
level triggering event. Pin interrupt may be used to wake the CPU up from Idle or Power-down mode.
Each channel of pin interrupt can be enabled and polarity controlled independently by PIPEN and
PINEN register. PICON selects which port that the pin interrupt is active. It also defines which type of
pin interrupt is us– d – level detect or edge detect. Each channel also has its own interrupt flag. There
are total eight pin interrupt flags located in PIF register. The respective flags for each pin interrupt
channel allow the interrupt service routine to poll on which channel on which the interrupt event
occurs. All flags in PIF register are set by hardware and should be cleared by software.
PIPS[1:0]
(PICON[1:0])
P0.0
P1.0
P2.0
P3.0
00
01
0
PIF0
10
11
PIT0
1
PINEN0
Pin Interrupt Channel 0
P0.1
P1.1
Reserved
Reserved
PIPEN0
00
01
0
PIF1
10
11
PIT1
1
PINEN1
Pin Interrupt Channel 1
PIPEN1
Pin Interrupt
P0.7
P1.7
Reserved
Reserved
00
01
0
PIF7
10
11
PIT67
1
PINEN7
Pin Interrupt Channel 7
PIPEN7
Figure 16.1. Pin Interface Block Diagram
Jul. 20, 2018
Page 174 of 276
Rev. 1.06
N76E003 Datasheet
Pin interrupt is generally used to detect an edge transient from peripheral devices like keyboard or
keypad. During idle state, the system prefers to enter Power-down mode to minimize power
consumption and waits for event trigger. Pin interrupt can wake up the device from Power-down mode.
PICON – Pin Interrupt Control
7
6
5
PIT67
PIT45
PIT3
R/W
R/W
R/W
Address: E9H
Bit
Name
4
PIT2
R/W
3
PIT1
R/W
2
PIT0
R/W
1
0
PIPS[1:0]
R/W
Reset value: 0000 0000b
Description
7
PIT67
Pin interrupt channel 6 and 7 type select
This bit selects which type that pin interrupt channel 6 and 7 is triggered.
0 = Level triggered.
1 = Edge triggered.
6
PIT45
Pin interrupt channel 4 and 5 type select
This bit selects which type that pin interrupt channel 4 and 5 is triggered.
0 = Level triggered.
1 = Edge triggered.
5
PIT3
Pin interrupt channel 3 type select
This bit selects which type that pin interrupt channel 3 is triggered.
0 = Level triggered.
1 = Edge triggered.
4
PIT2
Pin interrupt channel 2 type select
This bit selects which type that pin interrupt channel 2 is triggered.
0 = Level triggered.
1 = Edge triggered.
3
PIT1
Pin interrupt channel 1 type select
This bit selects which type that pin interrupt channel 1 is triggered.
0 = Level triggered.
1 = Edge triggered.
2
PIT0
Pin interrupt channel 0 type select
This bit selects which type that pin interrupt channel 0 is triggered.
0 = Level triggered.
1 = Edge triggered.
1:0
PIPS[:0]
Jul. 20, 2018
Pin interrupt port select
This field selects which port is active as the 8-channel of pin interrupt.
00 = Port 0.
01 = Port 1.
10 = Port 2.
11 = Port 3.
Page 175 of 276
Rev. 1.06
N76E003 Datasheet
PINEN – Pin Interrupt Negative Polarity Enable.
7
6
5
4
PINEN7
PINEN6
PINEN5
PINEN4
R/W
R/W
R/W
R/W
Address: EAH
Bit
Name
n
PINENn
Name
n
PIPENn
PIF – Pin Interrupt Flags
7
6
PIF7
PIF6
R (level)
R (level)
R/W (edge) R/W (edge)
Address: ECH
Bit
Name
n
Jul. 20, 2018
PIFn
2
PINEN2
R/W
1
0
PINEN1
PINEN0
R/W
R/W
Reset value: 0000 0000b
Description
Pin interrupt channel n negative polarity enable
This bit enables low-level/falling edge triggering pin interrupt channel n. The level
or edge triggered selection depends on each control bit PITn in PICON.
0 = Low-level/falling edge detect Disabled.
1 = Low-level/falling edge detect Enabled.
PIPEN – Pin Interrupt Positive Polarity Enable.
7
6
5
4
PIPEN7
PIPEN6
PIPEN5
PIPEN4
R/W
R/W
R/W
R/W
Address: EBH
Bit
3
PINEN3
R/W
3
PIPEN3
R/W
2
PIPEN2
R/W
1
0
PIPEN1
PIPEN0
R/W
R/W
Reset value: 0000 0000b
Description
Pin interrupt channel n positive polarity enable
This bit enables high-level/rising edge triggering pin interrupt channel n. The level
or edge triggered selection depends on each control bit PITn in PICON.
0 = High-level/rising edge detect Disabled.
1 = High-level/rising edge detect Enabled.
5
PIF5
R (level)
R/W (edge)
4
PIF4
R (level)
R/W (edge)
3
PIF3
R (level)
R/W (edge)
2
PIF2
R (level)
R/W (edge)
1
0
PIF1
PIF0
R (level)
R (level)
R/W (edge) R/W (edge)
Reset value: 0000 0000b
Description
Pin interrupt channel n flag
If the edge trigger is selected, this flag will be set by hardware if the channel n of
pin interrupt detects an enabled edge trigger. This flag should be cleared by
software.
If the level trigger is selected, this flag follows the inverse of the input signal’s logic
level on the channel n of pin interrupt. Software cannot control it.
Page 176 of 276
Rev. 1.06
N76E003 Datasheet
17. PULSE WIDTH MODULATED (PWM)
The PWM (Pulse Width Modulation) signal is a useful control solution in wide application field. It can
used on motor driving, fan control, backlight brightness tuning, LED light dimming, or simulating as a
simple digital to analog converter output through a low pass filter circuit.
The N76E003 PWM is especially designed for motor control by providing three pairs, maximum 16-bit
resolution of PWM output with programmable period and duty. The architecture makes user easy to
drive the one-phase or three-phase brushless DC motor (BLDC), or three-phase AC induction motor.
Each of six PWM can be configured as one of independent mode, complementary mode, or
synchronous mode. If the complementary mode is used, a programmable dead-time insertion is
available to protect MOS turn-on simultaneously. The PWM waveform can be edge-aligned or centeraligned with variable interrupt points.
17.1 Functional Description
17.1.1 PWM Generator
The PWM generator is clocked by the system clock or Timer 1 overflow divided by a PWM clock prescalar selectable from 1/1~1/128. The PWM period is defined by effective 16-bit period registers,
{PWMPH, PWMPL}. The period is the same for all PWM channels for they share the same 16-bit
period counter. The duty of each PWM is determined independently by the value of duty registers
{PWM0H, PWM0L}, {PWM1H, PWM1L}, {PWM2H, PWM2L}, {PWM3H, PWM3L}, {PWM4H, PWM4L},
and {PWM5H, PWM5L}. With six duty registers, six PWM output can be generated independently with
different duty cycles. The interval and duty of PWM signal is generated by a 16-bit counter comparing
with the period and duty registers.
To facilitate the three-phase motor control, a group mode can be used by setting GP (PWMCON1.5),
which makes {PWM0H, PWM0L} and {PWM1H, PWM1L} duty register decide duties of the PWM
outputs. In a three-phase motor control application, two-group PWM outputs generally are given the
same duty cycle. When the group mode is enabled, {PWM2H, PWM2L}, {PWM3H, PWM3L},
{PWM4H, PWM4L} and {PWM5H, PWM5L} registers have no effect. This mean is {PWM2H, PWM2L}
and {PWM4H, PWM4L} both as same as {PWM0H, PWM0L}. Also {PWM3H, PWM3L} and {PWM5H,
PWM5L} are same as {PWM1H, PWM1L}.
Note that enabling PWM does not configure the I/O pins into their output mode automatically. User
should configure I/O output mode via software manually.
Jul. 20, 2018
Page 177 of 276
Rev. 1.06
N76E003 Datasheet
(PWMPH,
PWMPL)
PWMP
registers
0-to-1
LOAD (PWMCON0.6)
PWMP buffer
Counter
Matching(edgealigned)/
underflow(venter aligned)
=
PWMRUN
(PWMCON0.7)
FSYS
Timer 1 overflow
0
1
PWMCKS
(CKCON.6)
Pre-scalar
PWMDIV0[2:0]
(PWMCON1[2:0])
FPWM
edge/center
16-bit
up/down
counter
clear counter
PWMTYP
(PWMCON1.4)
CLRPWM
(PWMCON0.4)
PWMF
(PWMCON0.5)
Interrupt
select/type
PG0
=
PWM interrupt
INTSEL[1:0], INTTYP[1:0]
(PWMCON0[3:0])
PWM0/P1.2
PWM0 buffer
(PWM0H,
PWM0L)
PWM0 Register
PG1
=
PWM1/P1.1/P1.4
PWM1 buffer
(PWM1H,
PWM1L)
PWM1 Register
=
0
PWM2/P0.5/P1.0
PG2
1
PWM2 buffer
(PWM2H,
PWM2L)
PWM and
Fault Brake
output
control
PWM2 Register
=
0
PG3
PWM3/P0.0/P0.4
PG4
PWM4/P0.1
PG5
PWM5/P0.3/P1.5
1
PWM3 buffer
(PWM3H,
PWM3L)
PWM3 Register
=
0
1
PWM4 buffer
(PWM4H,
PWM4L)
PWM4 Register
=
0
1
PWM5 buffer
GP
(PWMCON1.5)
(PWM5H,
PWM5L)
PWM5 Register
Brake event
(P1.4/FB)
Figure 17.1. PWM Block Diagram
Jul. 20, 2018
Page 178 of 276
Rev. 1.06
N76E003 Datasheet
The PWM counter generates six PWM signals called PG0, PG1, PG2, PG3, PG4, and PG5. These
signals will go through the PWM and Fault Brake output control circuit. It generates real PWM outputs
on I/O pins. The output control circuit determines the PWM mode, dead-time insertion, mask output,
Fault Brake control, and PWM polarity. The last stage is a multiplexer of PWM output or I/O function.
User should set the PIOn bit to make the corresponding pin function as PWM output. Meanwhile, the
general purpose I/O function can be used.
PWM and Fault Brake output control
PWM
mode
select
Dead
time
insertion
Mask
output
Brake
control
PWM
polarity
PWM & I/O
switch
PIO00
PMEN0
P1.2
PNP0
PG0_DT
PG0
0
PMD0
PWM0/1
dead
time
PWM0/1
mode
PG1
1
FBD0
0
1
0
0
1
1
P1.1
0
1
PG1_DT
0
PMD1
1
P1.4
0
FBD1
0
0
1
1
1
PMEN1
PWM0/P1.2
PIO01
PWM1/P1.1
PWM1/P1.4
PIO11
PNP1
PIO02
P0.5
PMEN2
PG2_DT
PG2
0
PMD2
PWM2/3
dead
time
PWM2/3
mode
PG3
P1.0
0
1
FBD2
0
1
PNP2
0
0
1
1
1
PWM2/P0.5
PWM2/P1.0
PIO12
PIO03
PG3_DT
0
PMD3
P0.0
0
1
FBD3
PMEN3
0
0
1
1
1
P0.4
PNP3
0
1
PWM3/P0.0
PWM3/P0.4
PIO13
PMEN4
PIO04
PNP4
PG4_DT
PG4
0
PMD4
PWM4/5
dead
time
PWM4/5
mode
PG5
1
P0.1
0
FBD4
0
0
1
1
1
P0.3
0
PG5_DT
0
PMD5
1
1
0
FBD5
0
P1.5
1
1
PNP5
PDTEN, PDTCNT
PMEN, PMD
FBD
FBINEN
(PWMCON1.3)
PWM5/P0.3
PWM5/P1.5
PIO15
BRK
PWMMOD[1:0]
(PWMCON1[7:6])
0
1
PMEN5
PWM4/P0.1
PIO05
PNP
PIOCON1,PIOCON0
Brake event
(P1.4/FB)
Figure 17.2. PWM and Fault Brake Output Control Block Diagram
User should follow the initialization steps below to start generating the PWM signal output. In the first
step by setting CLRPWM (PWMCON0.4), it ensures the 16-bit up counter reset for the accuracy of the
first duration. After initialization and setting {PWMPH, PWMPL} and all {PWMnH, PWMnL} registers,
PWMRUN (PWMCON0.7) can be set as logic 1 to trigger the 16-bit counter running. PWM starts to
Jul. 20, 2018
Page 179 of 276
Rev. 1.06
N76E003 Datasheet
generate waveform on its output pins. The hardware for all period and duty control registers are
double buffered designed. Therefore, {PWMPH, PWMPL} and all {PWMnH, PWMnL} registers can be
written to at any time, but the period and duty cycle of PWM will not be updated immediately until the
LOAD (PWMCON0.6) is set and previous period is complete. This prevents glitches when updating
the PWM period or duty.
A loading of new period and duty by setting LOAD should be ensured complete by monitoring
it and waiting for a hardware automatic clearing LOAD bit. Any updating of PWM control
registers during LOAD bit as logic 1 will cause unpredictable output.
PWMCON0 – PWM Control 0 (Bit-addressable)
7
6
5
4
PWMRUN
LOAD
PWMF
CLRPWM
R/W
R/W
R/W
R/W
Address: D8H
Bit
Name
7
PWMRUN
6
LOAD
3
-
2
-
1
0
Reset value: 0000 0000b
Description
PWM run enable
0 = PWM stays in idle.
1 = PWM starts running.
PWM new period and duty load
This bit is used to load period and duty control registers in their buffer if new
period or duty value needs to be updated. The loading will act while a PWM
period is completed. The new period and duty affected on the next PWM
cycle. After the loading is complete, LOAD will be automatically cleared via
hardware. The meaning of writing and reading LOAD bit is different.
Writing:
0 = No effect.
1 = Load new period and duty in their buffers while a PWM period is
completed.
Reading:
0 = A loading of new period and duty is finished.
1 = A loading of new period and duty is not yet finished.
5
PWMF
4
CLRPWM
PWM flag
This flag is set according to definitions of INTSEL[2:0] and INTTYP[1:0] in
PWMINTC. This bit is cleared by software.
Clear PWM counter
Setting this bit clears the value of PWM 16-bit counter for resetting to 0000H.
After the counter value is cleared, CLRPWM will be automatically cleared via
hardware. The meaning of writing and reading CLRPWM bit is different.
Writing:
0 = No effect.
1 = Clearing PWM 16-bit counter.
Reading:
0 = PWM 16-bit counter is completely cleared.
1 = PWM 16-bit counter is not yet cleared.
Jul. 20, 2018
Page 180 of 276
Rev. 1.06
N76E003 Datasheet
PWMCON1 – PWM Control 1
7
6
5
PWMMOD[1:0]
GP
R/W
R/W
Address: DFH
Bit
Name
2:0
PWMDIV[2:0]
6
2
1
0
PWMDIV[2:0]
R/W
Reset value: 0000 0000b
Group mode enable
This bit enables the group mode. If enabled, the duty of first three pairs of
PWM are decided by PWM01H and PWM01L rather than their original duty
control registers.
0 = Group mode Disabled.
1 = Group mode Enabled.
GP
Bit
3
FBINEN
R/W
Description
5
CKCON – Clock Control
7
6
PWMCKS
R/W
Address: 8EH
4
PWMTYP
R/W
PWM clock divider
This field decides the pre-scale of PWM clock source.
000 = 1/1.
001 = 1/2
010 = 1/4.
011 = 1/8.
100 = 1/16.
101 = 1/32.
110 = 1/64.
111 = 1/128.
5
-
4
T1M
R/W
3
T0M
R/W
2
-
Name
Description
PWMCKS
PWM clock source select
0 = The clock source of PWM is the system clock FSYS.
1 = The clock source of PWM is the overflow of Timer 1.
PWMPL – PWM Period Low Byte
7
6
5
4
3
2
1
0
CLOEN
R/W
Reset value: 0000 0000b
1
0
PWMP[7:0]
R/W
Address: D9H
Bit
7:0
Jul. 20, 2018
reset value: 0000 0000b
Name
PWMP[7:0]
Description
PWM period low byte
This byte with PWMPH controls the period of the PWM generator signal.
Page 181 of 276
Rev. 1.06
N76E003 Datasheet
PWMPH – PWM Period High Byte
7
6
5
4
3
PWMP[15:8]
R/W
2
Address: D1H
Bit
7:0
1
0
reset value: 0000 0000b
Name
Description
PWMP[15:8]
PWM period high byte
This byte with PWMPL controls the period of the PWM generator signal.
PWM0L – PWM0 Duty Low Byte
7
6
5
4
3
2
1
0
PWM0[7:0]
R/W
Address: DAH
Bit
7:0
reset value: 0000 0000b
Name
PWM0[7:0]
Description
PWM0 duty low byte
This byte with PWM0H controls the duty of the output signal PG0 from PWM
generator.
PWM0H – PWM0 Duty High Byte
7
6
5
4
3
2
1
0
PWM0[15:8]
R/W
Address: D2H
Bit
7:0
reset value: 0000 0000b
Name
PWM0[15:8]
Description
PWM0 duty high byte
This byte with PWM0L controls the duty of the output signal PG0 from PWM
generator.
PWM1L – PWM/1 Duty Low Byte
7
6
5
4
3
2
1
0
PWM1[7:0]
R/W
Address: DBH
Bit
7:0
Jul. 20, 2018
reset value: 0000 0000b
Name
PWM1[7:0]
Description
PWM1 duty low byte
This byte with PWM1H controls the duty of the output signal PG1 from PWM
generator.
Page 182 of 276
Rev. 1.06
N76E003 Datasheet
PWM1H – PWM1 Duty High Byte
7
6
5
4
3
2
1
0
PWM1[15:8]
R/W
Address: D3H
Bit
7:0
reset value: 0000 0000b
Name
PWM1[15:8]
Description
PWM1 duty high byte
This byte with PWM1L controls the duty of the output signal PG1 from PWM
generator.
PWM2L – PWM2 Duty Low Byte
7
6
5
4
3
2
1
0
PWM2[7:0]
R/W
Address: DCH
Bit
7:0
reset value: 0000 0000b
Name
PWM2[7:0]
Description
PWM2 duty low byte
This byte with PWM2H controls the duty of the output signal PG2 from PWM
generator.
PWM2H – PWM2 Duty High Byte
7
6
5
4
3
2
1
0
PWM2[15:8]
R/W
Address: D4H
Bit
7:0
reset value: 0000 0000b
Name
PWM2[15:8]
Description
PWM2 duty high byte
This byte with PWM2L controls the duty of the output signal PG2 from PWM
generator.
PWM3L – PWM3 Duty Low Byte
7
6
5
4
3
2
1
0
PWM3[7:0]
R/W
Address: DDH
Bit
7:0
Jul. 20, 2018
reset value: 0000 0000b
Name
PWM3[7:0]
Description
PWM3 duty low byte
This byte with PWM3H controls the duty of the output signal PG3 from PWM
generator.
Page 183 of 276
Rev. 1.06
N76E003 Datasheet
PWM3H – PWM3 Duty High Byte
7
6
5
4
3
2
1
0
PWM3[15:8]
R/W
Address: D5H
Bit
7:0
reset value: 0000 0000b
Name
PWM3[15:8]
Description
PWM3 duty high byte
This byte with PWM3L controls the duty of the output signal PG3 from PWM
generator.
PWM4L – PWM4 Duty Low Byte
7
6
5
4
3
2
1
0
PWM4[7:0]
R/W
Address: CCH, Page:1
Bit
7:0
Name
PWM4[7:0]
reset value: 0000 0000b
Description
PWM4 duty low byte
This byte with PWM4H controls the duty of the output signal PG4 from PWM
generator.
PWM4H – PWM4 Duty High Byte
7
6
5
4
3
2
1
0
PWM4[15:8]
R/W
Address: C4H, Page:1
Bit
7:0
Name
PWM4[15:8]
reset value: 0000 0000b
Description
PWM4 duty high byte
This byte with PWM4L controls the duty of the output signal PG4 from PWM
generator.
PWM5L – PWM5 Duty Low Byte
7
6
5
4
3
2
1
0
PWM5[7:0]
R/W
Address: CDH, Page:1
Bit
7:0
Jul. 20, 2018
Name
PWM5[7:0]
reset value: 0000 0000b
Description
PWM5 duty low byte
This byte with PWM5H controls the duty of the output signal PG5 from PWM
generator.
Page 184 of 276
Rev. 1.06
N76E003 Datasheet
PWM5H – PWM5 Duty High Byte
7
6
5
4
3
2
1
0
PWM5[15:8]
R/W
Address: C5H, Page:1
Bit
reset value: 0000 0000b
Name
7:0
Description
PWM5[15:8]
PWM5 duty high byte
This byte with PWM5L controls the duty of the output signal PG5 from PWM
generator.
PIOCON0 – PWM or I/O Select
7
6
5
PIO05
R/W
Address: DEH
Bit
Name
4
PIO04
R/W
3
PIO03
R/W
PIO05
P0.3/PWM5 pin function select
0 = P0.3/PWM5 pin functions as P0.3.
1 = P0.3/PWM5 pin functions as PWM5 output.
4
PIO04
P0.1/PWM4 pin function select
0 = P0.1/PWM4 pin functions as P0.1.
1 = P0.1/PWM4 pin functions as PWM4 output.
3
PIO03
P0.0/PWM3 pin function select
0 = P0.0/PWM3 pin functions as P0.0.
1 = P0.0/PWM3 pin functions as PWM3 output.
2
PIO02
P1.0/PWM2 pin function select
0 = P1.0/PWM2 pin functions as P1.0.
1 = P1.0/PWM2 pin functions as PWM2 output.
1
PIO01
P1.1/PWM1 pin function select
0 = P1.1/PWM1 pin functions as P1.1.
1 = P1.1/PWM1 pin functions as PWM1 output.
0
PIO00
P1.2/PWM0 pin function select
0 = P1.2/PWM0 pin functions as P1.2.
1 = P1.2/PWM0 pin functions as PWM0 output.
PIOCON1 – PWM or I/O Select
7
6
5
PIO15
R/W
Address: C6H, Page:1
Name
5
Jul. 20, 2018
PIO15
1
0
PIO01
PIO00
R/W
R/W
Reset value: 0000 0000b
2
PIO12
R/W
1
0
PIO11
R/W
Reset value: 0000 0000b
Description
5
Bit
2
PIO02
R/W
4
-
3
PIO13
R/W
Description
P1.5/PWM5 pin function select
0 = P1.5/PWM5 pin functions as P1.5.
1 = P1.5/PWM5 pin functions as PWM5 output.
Page 185 of 276
Rev. 1.06
N76E003 Datasheet
Bit
Name
Description
3
PIO13
P0.4/PWM3 pin function select
0 = P0.4/PWM3 pin functions as P0.4.
1 = P0.4/PWM3 pin functions as PWM3 output.
2
PIO12
P0.5/PWM2 pin function select
0 = P0.5/PWM2 pin functions as P0.5.
1 = P0.5/PWM2 pin functions as PWM2 output.
1
PIO11
P1.4/PWM1 pin function select
0 = P1.4/PWM1 pin functions as P1.4.
1 = P1.4/PWM1 pin functions as PWM1 output.
17.1.2 PWM Types
The PWM generator provides two PWM types: edge-aligned or center-aligned. PWM type is selected
by PWMTYP (PWMCON1.4).
PWMCON1 – PWM Control 1
7
6
5
PWMMOD[1:0]
GP
R/W
R/W
Address: DFH
Bit
Name
4
PWMTYP
4
PWMTYP
R/W
3
FBINEN
R/W
2
1
0
PWMDIV[2:0]
R/W
Reset value: 0000 0000b
Description
PWM type select
0 = Edge-aligned PWM.
1 = Center-aligned PWM.
17.1.2.1 Edge-Aligned Type
In edge-aligned mode, the 16-bit counter uses single slop operation by counting up from 0000H to
{PWMPH, PWMPL} and then starting from 0000H. The PWM generator signal (PGn before PWM and
Fault Brake output control) is cleared on the compare match of 16-bit counter and the duty register
{PWMnH, PWMnL} and set at the 16-bit counter is 0000H. The result PWM output waveform is leftedge aligned.
Jul. 20, 2018
Page 186 of 276
Rev. 1.06
N76E003 Datasheet
PWMP (2nd)
PWMP (1st)
12-bit counter
PWM01 (2nd)
PWM01 (1st)
PWM01 (2nd)
duty valid
PG01 output
PWMP (2nd) period valid
Load
PWM01 (2nd)
Load
PWMP (2nd)
Figure 17.3. PWM Edge-aligned Type Waveform
The output frequency and duty cycle for edge-aligned PWM are given by following equations:
PWM frequency =
FPWM
(FPWM is the PWM clock source frequency divided by
{PWMPH,PWMPL} 1
PWMDIV).
PWM high level duty =
{PWMnH,PWMnL}
.
{PWMPH,PWMPL} 1
17.1.2.2 Center-Aligned Type
In center-aligned mode, the 16-bit counter use dual slop operation by counting up from 0000H to
{PWMPH, PWMPL} and then counting down from {PWMPH, PWMPL} to 0000H. The PGn signal is
cleared on the up-count compare match of 16-bit counter and the duty register {PWMnH, PWMnL} and
set on the down-count compare match. Center-aligned PWM may be used to generate nonoverlapping waveforms.
Jul. 20, 2018
Page 187 of 276
Rev. 1.06
N76E003 Datasheet
PWMP (2nd)
PWMP (1st)
12-bit counter
PWM01 (2nd)
PWM01 (1st)
PWM01 (2nd)
duty valid
PG01 output
PWMP (2nd) period valid
Load
PWM01 (2nd)
Load
PWMP (2nd)
Figure 17.4. PWM Center-aligned Type Waveform
The output frequency and duty cycle for center-aligned PWM are given by following equations:
PWM frequency =
FPWM
(FPWM is the PWM clock source frequency divided by
2 × {PWMPH,PWMPL}
PWMDIV).
PWM high level duty =
{PWMnH,PWMnL}
.
{PWMPH,PWMPL}
17.1.3 Operation Modes
After PGn signals pass through the first stage of the PWM and Fault Brake output control circuit. The
PWM mode selection circuit generates different kind of PWM output modes with six-channel, threepair signal PG0~PG5 . It supports independent mode, complementary mode, and synchronous mode.
Jul. 20, 2018
Page 188 of 276
Rev. 1.06
N76E003 Datasheet
PWMCON1 – PWM Control 1
7
6
5
PWMMOD[1:0]
GP
R/W
R/W
Address: DFH
Bit
7:6
4
PWMTYP
R/W
3
FBINEN
R/W
Name
Description
PWMMOD[1:0]
PWM mode select
00 = Independent mode.
01 = Complementary mode.
10 = Synchronized mode.
11 = Reserved.
2
1
0
PWMDIV[2:0]
R/W
Reset value: 0000 0000b
17.1.3.1 Independent Mode
Independent mode is enabled when PWMMOD[1:0] (PWMCON1[7:6]) is [0:0]. It is the default mode of
PWM. PG0, PG1, PG2, PG3, PG4 and PG5 output PWM signals independently.
17.1.3.2 Complementary Mode with Dead-Time Insertion
Complementary mode is enabled when PWMMOD[1:0] = [0:1]. In this mode, PG0/2/4 output PWM
signals the same as the independent mode. However, PG1/3/5 output the out-phase PWM signals of
PG0/2/4 correspondingly, and ignore PG1/3/5 Duty register {PWMnH, PWMnL} (n:1/3/5). This mode
makes PG0/PG1 a PWM complementary pair and so on PG2/PG3 and PG4/PG5.
n a real motor application, a complementary PW
output always has a need of “dead-time” insertion
to prevent damage of the power switching device like GPIBs due to being active on simultaneously of
the upper and lower switches of the half bridge, even in a “μs” duration. For a power switch device
physically cannot switch on/off instantly. For the N76E003 PWM, each PWM pair share a 9-bit deadtime down-counter PDTCNT used to produce the off time between two PWM signals in the same pair.
On implementation, a 0-to-1 signal edge delays after PDTCNT timer underflows. The timing diagram
illustrates the complementary mode with dead-time insertion of PG0/PG1 pair. Pairs of PG2/PG3 and
PG4/PG5 have the same dead-time circuit. Each pair has its own dead-time enabling bit in the field of
PDTEN[3:0].
Note that the PDTCNT and PDTEN registers are all TA write protection. The dead-time control are
also valid only when the PWM is configured in its complementary mode.
Jul. 20, 2018
Page 189 of 276
Rev. 1.06
N76E003 Datasheet
PG0
PG1
PG0_DT
PG1_DT
Figure 17.5. PWM Complementary Mode with Dead-time Insertion
PDTEN – PWM Dead-time Enable (TA protected)
7
6
5
4
PDTCNT.8
R/W
Address: F9H
Bit
3
-
2
PDT45EN
R/W
1
0
PDT23EN
PDT01EN
R/W
R/W
Reset value: 0000 0000b
Name
Description
4
PDTCNT.8
PWM dead-time counter bit 8
See PDTCNT register.
2
PDT45EN
PWM4/5 pair dead-time insertion enable
This bit is valid only when PWM4/5 is under complementary mode.
0 = No delay on GP4/GP5 pair signals.
1 = Insert dead-time delay on the rising edge of GP4/GP5 pair signals.
1
PDT23EN
PWM2/3 pair dead-time insertion enable
This bit is valid only when PWM2/3 is under complementary mode.
0 = No delay on GP2/GP3 pair signals.
1 = Insert dead-time delay on the rising edge of GP2/GP3 pair signals.
0
PDT01EN
PWM0/1 pair dead-time insertion enable
This bit is valid only when PWM0/1 is under complementary mode.
0 = No delay on GP0/GP1 pair signals.
1 = Insert dead-time delay on the rising edge of GP0/GP1 pair signals.
Jul. 20, 2018
Page 190 of 276
Rev. 1.06
N76E003 Datasheet
PDTCNT – PWM Dead-time Counter (TA protected)
7
6
5
4
3
PDTCNT[7:0]
R/W
Address: FAH
Bit
7:0
2
1
0
Reset value: 0000 0000b
Name
Description
PDTCNT[7:0]
PWM dead-time counter low byte
This 8-bit field combined with PDTEN.4 forms a 9-bit PWM dead-time counter
PDTCNT. This counter is valid only when PWM is under complementary mode
and the correspond PDTEN bit for PWM pair is set.
PWM dead-time =
PDTCNT 1
.
FSYS
Note that user should not modify PDTCNT during PWM run time.
17.1.3.3 Synchronous Mode
Synchronous mode is enabled when PWMMOD[1:0] = [1:0]. In this mode, PG0/2/4 output PWM
signals the same as the independent mode. PG1/3/5 output just the same in-phase PWM signals of
PG02/4 correspondingly.
17.1.4 Mask Output Control
Each PWM signal can be software masked by driving a specified level of PWM signal. The PWM
mask output function is quite useful when controlling Electrical Commutation Motor like a BLDC.
PMEN contains six bits, those determine which channel of PWM signal will be masked. PMD set the
individual mask level of each PWM channel. The default value of PMEN is 00H, which makes all
outputs of PWM channels follow signals from PWM generator. Note that the masked level is reversed
or not by PNP setting on PWM output pins.
PMEN – PWM Mask Enable
7
6
5
PMEN5
R/W
Address: FBH
Bit
Name
n
Jul. 20, 2018
PMENn
4
PMEN4
R/W
3
PMEN3
R/W
2
PMEN2
R/W
1
0
PMEN1
PMEN0
R/W
R/W
Reset value: 0000 0000b
Description
PWMn mask enable
0 = PWMn signal outputs from its PWM generator.
1 = PWMn signal is masked by PMDn.
Page 191 of 276
Rev. 1.06
N76E003 Datasheet
PMD – PWM Mask Data
7
6
Address: FCH
Bit
5
PMD5
R/W
Name
n
4
PMD4
R/W
3
PMD3
R/W
2
PMD2
R/W
1
0
PMD1
PMD0
R/W
R/W
Reset value: 0000 0000b
Description
PWMn mask data
The PWMn signal outputs mask data once its corresponding PMENn is set.
0 = PWMn signal is masked by 0.
1 = PWMn signal is masked by 1.
PMDn
17.1.5 Fault Brake
The Fault Brake function is usually implemented in conjunction with an enhanced PWM circuit. It rules
as a fault detection input to protect the motor system from damage. Fault Brake pin input (FB) is valid
when FBINEN (PWMCON1.3) is set. When Fault Brake is asserted PWM signals will be individually
overwritten by FBD corresponding bits. PWMRUN (PWMCON0.7) will also be automatically cleared by
hardware to stop PWM generating. The PWM 16-bit counter will also be reset as 0000H. A indicating
flag FBF will be set by hardware to assert a Fault Brake interrupt if enabled. FBD data output remains
even after the FBF is cleared by software. User should resume the PWM output only by setting
PWMRUN again. Meanwhile the Fault Brake state will be released and PWM waveform outputs on
pins as usual. Fault Brake input has a polarity selection by FBINLS (FBD.6) bit. Note that the Fault
Brake signal feed in FB pin should be longer than eight-system-clock time for FB pin input has a
permanent 8/FSYS de-bouncing, which avoids fake Fault Brake event by input noise. The other path to
trigger a Fault Brake event is the ADC compare event. It asserts the Fault Brake behavior just the
same as FB pin input. See Sector 18.1.3 “ADC Conversion Result Comparator” on page 198.
0
FB (P1.4)
De-bounce
1
FBINLS
FBINEN
ADC comparator
Fault Brake event
FBF
Fault Brake interrupt
ADC compare event
Figure 17.6. Fault Brake Function Block Diagram
Jul. 20, 2018
Page 192 of 276
Rev. 1.06
N76E003 Datasheet
PWMCON1 – PWM Control 1
7
6
5
PWMMOD[1:0]
GP
R/W
R/W
Address: DFH
Bit
Name
3
FBINEN
Name
7
FBF
6
FBINLS
N
FBDn
3
FBINEN
R/W
2
1
0
PWMDIV[2:0]
R/W
Reset value: 0000 0000b
Description
FB pin input enable
0 = PWM output Fault Braked by FB pin input Disabled.
1 = PWM output Fault Braked by FB pin input Enabled. Once an edge, which
matches FBINLS (FBD.6) selection, occurs on FB pin, PWM0~5 output
Fault Brake data in FBD register and PWM6/7 remains their states.
PWMRUN (PWMCON0.7) will also be automatically cleared by
hardware. The PWM output resumes when PWMRUN is set again.
FBD – PWM Fault Brake Data
7
6
5
FBF
FBINLS
FBD5
R/W
R/W
R/W
Address: D7H
Bit
4
PWMTYP
R/W
4
FBD4
R/W
3
FBD3
R/W
2
FBD2
R/W
1
0
FBD1
FBD0
R/W
R/W
Reset value: 0000 0000b
Description
Fault Brake flag
This flag is set when FBINEN is set as 1 and FB pin detects an edge, which
matches FBINLS (FBD.6) selection. This bit is cleared by software. After FBF is
cleared, Fault Brake data output will not be released until PWMRUN
(PWMCON0.7) is set.
FB pin input level selection
0 = Falling edge.
1 = Rising edge.
PWMn Fault Brake data
0 = PWMn signal is overwritten by 0 once Fault Brake asserted.
1 = PWMn signal is overwritten by 1 once Fault Brake asserted.
17.1.6 Polarity Control
Each PWM output channel has its independent polarity control bit, PNP0~PNP5. The default is high
active level on all control fields implemented with positive logic. It means the power switch is ON when
PWM outputs high level and OFF when low level. User can easily configure all setting with positive
logic and then set PNP bit to make PWM actually outputs according to the negative logic.
Jul. 20, 2018
Page 193 of 276
Rev. 1.06
N76E003 Datasheet
PNP – PWM Negative Polarity
7
6
5
PNP5
R/W
Address: D6H
Bit
Name
n
PNPn
4
PNP4
R/W
3
PNP3
R/W
2
PNP2
R/W
1
0
PNP1
PNP0
R/W
R/W
Reset value: 0000 0000b
Description
PWMn negative polarity output enable
0 = PWMn signal outputs directly on PWMn pin.
1 = PWMn signal outputs inversely on PWMn pin.
17.2 PWM Interrupt
The PWM module has a flag PWMF (PWMCON0.5) to indicate certain point of each complete PWM
period. The indicating PWM channel and point can be selected by INTSEL[2:0] and INTTYP[1:0]
(PWMINTC[2:0] and [5:4]). Note that the center point and the end point interrupts are only available
when PWM operates in its center-aligned type. PWMF is cleared by software.
PWMINTC – PWM Interrupt Control
7
6
5
INTTYP1
R/W
Address: B7H, Page:1
Bit
Name
4
INTTYP0
R/W
3
-
2
INTSEL2
R/W
1
0
INTSEL1
INTSEL0
R/W
R/W
Reset value: 0000 0000b
Description
5:4
INTTYP[1:0]
PWM interrupt type select
These bit select PWM interrupt type.
00 = Falling edge on PWM0/1/2/3/4/5 pin.
01 = Rising edge on PWM0/1/2/3/4/5 pin.
10 = Central point of a PWM period.
11 = End point of a PWM period.
Note that the central point interrupt or the end point interrupt is only available
while PWM operates in center-aligned type.
2:0
INTSEL[2:0]
PWM interrupt pair select
These bits select which PWM channel asserts PWM interrupt when PWM
interrupt type is selected as falling or rising edge on PWM0/1/2/3/4/5 pin..
000 = PWM0.
001 = PWM1.
010 = PWM2.
011 = PWM3.
100 = PWM4.
101 = PWM5.
Others = PWM0.
The PWM interrupt related with PWM waveform is shown as figure below.
Jul. 20, 2018
Page 194 of 276
Rev. 1.06
N76E003 Datasheet
Edge-aligned PWM
Center-aligned PWM
Central point
12-bit PWM counter
End point
Dead time
PWM0/2/4 pin output
PWMF (falling edge)
(INTTYP[1:0] = [0:0])
Software
clear
PWMF (rising edge)
(INTTYP[1:0] = [0:1])
PWMF (central point)
(INTTYP[1:0] = [1:0])
Reserved
PWMF (end point)
(INTTYP[1:0] = [1:1])
Reserved
Figure 17.7. PWM Interrupt Type
Fault Brake event requests another interrupt, Fault Brake interrupt. It has different interrupt vector from
PWM interrupt. When either Fault Brake pin input event or ADC compare event occurs, FBF (FBD.7)
will be set by hardware. It generates Fault Brake interrupt if enabled. The Fault Brake interrupt enable
bit is EFB (EIE.5). FBF Is cleared via software.
Jul. 20, 2018
Page 195 of 276
Rev. 1.06
N76E003 Datasheet
18. 12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)
The N76E003 is embedded with a 12-bit SAR ADC. The ADC (analog-to-digital converter) allows
conversion of an analog input signal to a 12-bit binary representation of that signal. The N76E003 is
selected as 8-channel inputs in single end mode. The internal band-gap voltage also can be the
internal ADC input. The analog input, multiplexed into one sample and hold circuit, charges a sample
and hold capacitor. The output of the sample and hold capacitor is the input into the converter. The
converter then generates a digital result of this analog level via successive approximation and stores
the result in the result registers.
18.1 Functional Description
18.1.1 ADC Operation
AIN0
AIN1
AIN2
AIN3
AIN4
AIN5
AIN6
AIN7
Internal band-gap
VREF
VDD
0000
0001
0010
ADCF
0011
0100
0101
0110
12-bit SAR
ADC
ADC interrupt
12
0111
A/D convertion start
1000
ADCEN
ADCRH
ADCRL
ADC result
comparator
ADCHS[3:0]
ADCS
External Trigger
[00]
P0.4
P1.3
0
1
PWM0
PWM2
PWM4
STADC
00
[01]
01
ADCDLY
10
11
ADCEX
[10]
[11]
STADCPX
ETGSEL[1:0]
(ADCCON0[5:4])
ETGTYP[1:0]
(ADCCON1[3:2])
Figure 18.1. 12-bit ADC Block Diagram
Jul. 20, 2018
Page 196 of 276
Rev. 1.06
N76E003 Datasheet
Before ADC operation, the ADC circuit should be enabled by setting ADCEN (ADCCON1.0). This
makes ADC circuit active. It consume extra power. Once ADC is not used, clearing ADCEN to turn off
ADC circuit saves power.
The ADC analog input pin should be specially considered. ADCHS[2:0] are channel selection bits that
control which channel is connected to the sample and hold circuit. User needs to configure selected
ADC input pins as input-only (high impedance) mode via respective bits in PxMn registers. This
configuration disconnects the digital output circuit of each selected ADC input pin. But the digital input
circuit still works. Digital input may cause the input buffer to induce leakage current. To disable the
digital input buffer, the respective bits in AINDIDS should be set. Configuration above makes selected
ADC analog input pins pure analog inputs to allow external feeding of the analog voltage signals. Also,
the ADC clock rate needs to be considered carefully. The ADC maximum clock frequency is listed in
Table 31-9. ADC Electrical Characteristics Clock above the maximum clock frequency degrades ADC
performance unpredictably.
An A/D conversion is initiated by setting the ADCS bit (ADCCON0.6). When the conversion is
complete, the hardware will clear ADCS automatically, set ADCF (ADCCON0.7) and generate an
interrupt if enabled. The new conversion result will also be stored in ADCRH (most significant 8 bits)
4095×
and ADCRL (least significant 4 bits). The 12-bit ADC result value is
VAIN
VREF .
By the way, digital circuitry inside and outside the device generates noise which might affect the
accuracy of ADC measurements. If conversion accuracy is critical, the noise level can be reduced by
applying the following techniques:
1. Keep analog signal paths as short as possible. Make sure to run analog signals tracks well away
from high-speed digital tracks.
2. Place the device in Idle mode during a conversion.
3. If any AIN pins are used as digital outputs, it is essential that these do not switch while a conversion
is in progress.
18.1.2 ADC Conversion Triggered by External Source
Besides setting ADCS via software, the N76E003 is enhanced by supporting hardware triggering
method to start an A/D conversion. If ADCEX (ADCCON1.1) is set, edges or period points on selected
PWM channel or edges of STADC pin will automatically trigger an A/D conversion. (The hardware
Jul. 20, 2018
Page 197 of 276
Rev. 1.06
N76E003 Datasheet
trigger also sets ADCS by hardware.) For application flexibility, STADC pin can be exchanged by
STADCPX (ADCCON1.6).
The effective condition is selected by ETGSEL (ADCCON0[5:4]) and ETGTYP (ADCCON1[3:2]). A
trigger delay can also be inserted between external trigger point and A/D conversion. The external
trigging ADC hardware with controllable trigger delay makes the N76E003 feasible for high
performance motor control. Note that during ADC is busy in converting (ADCS = 1), any conversion
triggered by software or hardware will be ignored and there is no warning presented.
[00]
PWM0
PWM2
PWM4
STADC
00
[01]
01
ADCDLY
10
External Trigger
[10]
11
[11]
ETGSEL[1:0]
(ADCCON0[5:4])
ETGTYP[1:0]
(ADCCON1[3:2])
Figure 18.2. External Triggering ADC Circuit
18.1.3 ADC Conversion Result Comparator
The N76E003 ADC has a digital comparator, which compares the A/D conversion result with a 12-bit
constant value given in ACMPH and ACMPL registers. The ADC comparator is enabled by setting
ADCMPEN (ADCCON2.5) and each compare will be done on every A/D conversion complete
moment. ADCMPO (ADCCON2.4) shows the compare result according to its output polarity setting bit
ADCMPOP (ADCCON2.6). The ADC comparing result can trigger a PWM Fault Brake output directly.
This function is enabled when ADFBEN (ADCCON2.7). When ADCMPO is set, it generates a ADC
compare event and asserts Fault Brake. Please also see Sector 18.1.5“Fault Brake” on page 129.
ADCR[11:0]
+
ADCMP[11:0]
-
ADCMPEN
(ADCCON2.5)
Jul. 20, 2018
0
ADCMPO
(ADCCON2.4)
ADFBEN
(ADCCON2.7)
1
ADC compare event
ADCMPOP
(ADCCON2.6)
Page 198 of 276
Rev. 1.06
N76E003 Datasheet
Figure 18.3. ADC Result Comparator
18.1.4 Internal Band-gap
At room temperature, all N76E003 band-gap voltage values will be calibrated within the range of
1.17V to 1.30V. If you want to get the actual band-gap value for N76E003, read the 2 bytes value after
the UID address and the actually valid bit is 12. The first byte is the upper 8 bits, and the lower 4 bits
of the second byte are the lower 4 bits of the 12 bit.
Reading and calculation steps:
1.
Read a bad-gap value with IAP by reading UID;
2.
Merge the upper 8 bits and the lower 4 bits;
3.
Use the following formula to convert to an actual voltage value.
Formula as following
For example:
Read the 2 bytes value after the UID address, wherein the first byte value is 0x64, and the second
byte value is 0x0E, merged as 0x64E = 1614. The conversion result is as follows:
#define set_IAPEN
BIT_TMP=EA;EA=0;TA=0Xaa;TA=0x55;CHPCON|=SET_BIT0 ;EA=BIT_TMP
#define set_IAPGO
BIT_TMP=EA;EA=0;TA=0Xaa;TA=0x55;IAPTRG|=SET_BIT0 ;EA=BIT_TMP
#define clr_IAPEN
BIT_TMP=EA;EA=0;TA=0Xaa;TA=0x55;CHPCON&=~SET_BIT0;EA=BIT_TMP
void READ_BANDGAP()
{
UINT8 BandgapHigh,BandgapLow;
Set_IAPEN;
// Enable IAPEN
IAPAL = 0x0C;
IAPAH = 0x00;
IAPCN = 0x04;
set_IAPGO;
Jul. 20, 2018
// Trig set IAPGO
Page 199 of 276
Rev. 1.06
N76E003 Datasheet
BandgapHigh = IAPFD;
IAPAL = 0x0d;
IAPAH = 0x00;
IAPCN = 0x04;
set_IAPGO;
// Trig set IAPGO
BandgapLow = IAPFD;
BandgapLow = BandgapLow&0x0F;
Clr_IAPEN;
// Disable IAPEN
Bandgap_Value = (BandgapHigh
工商网监
湘ICP备2023018690号
