0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
LP6221ASPF

LP6221ASPF

  • 厂商:

    LPSEMI(微源)

  • 封装:

    ESOP8

  • 描述:

  • 数据手册
  • 价格&库存
LP6221ASPF 数据手册
Preliminary Datasheet LP6221A High Efficiency 10A Boost DC/DC Convertor General Description Features The LP6221A is a current mode boost DC-DC  Up to 94% efficiency converter. Its PWM circuitry with built-in 10A current  Output completely off at Shutdown Mode power MOSFET makes this converter highly power  Output voltage Up to 20V efficiently. The LP6221A implements a constant  Over Current Protection frequency  Over Temperature Protection LP6221A can drive up to 20V output voltage  500KHz fixed frequency switching The LP6221A includes under-voltage lockout, current  High switch on current: 10A limiting, and thermal overload protection to prevent  Available in ESOP-8 Package 500KHz PWM control scheme. The damage in the event of an output overload. The LP6221A is available in ESOP-8 package. Order Information LP6221A Applications  Battery products  Host Products  Panel F: Pb-Free Package Type SP: ESOP-8 Marking Information Device Marking Package Shipping LP6221ASPF LPS ESOP-8 4K/REEL LP6221A YWX Marking indication: Y:Production year W:Production week LP6221A Feb.-2019 Email: marketing@lowpowersemi.com X: Series Number www.lowpowersemi.com Page 1 of 7 Preliminary Datasheet LP6221A Functional Pin Description Package Type Pin Configurations ESOP-8 FB 1 OD 2 LX LX 8 EN 7 VIN 3 6 OC 4 5 GND 9(PAD) GND ESOP-8 (Top View) Pin Description Pin No. Name 1 FB Regulation Feedback Input. The feedback voltage is 1.16V. 2 OD Output Disconnect Control Pin. 3/4 LX Switching Pin. 5/9 GND 6 OC Over Current Protection Program Pin. Connect a resistance to GND. 7 VIN Power Supply Pin. 8 EN Chip Enable Pin. Active high LP6221A Description Ground Pin. Feb.-2019 Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 2 of 7 Preliminary Datasheet LP6221A Typical Application Circuit VIN 4.7uH CIN 470uF PMOS CIN 10uF COUT 470uF VOUT COUT 10uF RUP 3,4 LX 7 VIN FB VFB=1.155V CIN 10uF OD EN 8 10KΩ LP6221A Feb.-2019 RDN 1 EN OC GND 5,9(PAD) 40KΩ 20KΩ 2 6 ROC Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 3 of 7 Preliminary Datasheet LP6221A Absolute Maximum Ratings Note 1  VIN to GND ----------------------------------------------------------------------------------------------------------- -0.3V to 16V  SW to GND ----------------------------------------------------------------------------------------------------------- -0.3V to 24V  OC/FB to GND --------------------------------------------------------------------------------------------------------- -0.3V to 6V  Other Pin to GND ---------------------------------------------------------------------------------------------------- -0.3V to 15V  Maximum Junction Temperature ----------------------------------------------------------------------------------------- 150°C  Operating Junction Temperature Range (TJ) -------------------------------------------------------------- -40℃ to 85°C  Maximum Soldering Temperature (at leads, 10 sec) --------------------------------------------------------------- 260°C Note 1. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Thermal Information  Maximum Power Dissipation (PD, TA=25℃) ---------------------------------------------------------------------------- 2.0W  Thermal Resistance (θJA) ------------------------------------------------------------------------------------------------- 46℃/W ESD Susceptibility  HBM(Human Body Mode) ---------------------------------------------------------------------------------------------------- 2KV  MM(Machine Mode) ---------------------------------------------------------------------------------------------------------- 200V LP6221A Feb.-2019 Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 4 of 7 Preliminary Datasheet LP6221A Electrical Characteristics (The specifications which apply over the full operating temperature range, otherwise specifications are at TA=25℃, VIN = 5V, unless otherwise noted.) Parameter Symbol Condition Min Typ. 2.6 Supply Voltage Output Voltage Range Supply Current ICC VFB=1.5V Shutdown Current ISD VEN=0V Feedback Voltage VFB Feedback Input Current IFB Switching Frequency fOSC Maximum Duty Cycle DMAX EN Input Low Voltage VEN_L EN Input High Voltage VEN_H Switch Current Limit ILIMIT Max Units 15 V 20 V 0.15 mA 1 uA 1.155 VFB=1.5V V 0.1 500 85 90 1.4 uA KHz 95 % 0.4 V V VOUT=12V ROC=NC 6 A VOUT=12V ROC=10KΩ 10 A VOUT=12V ROC=12KΩ 8 A VOUT=12V ROC=20KΩ 4 A VOUT=12V ROC=30KΩ 2 A MOSFET On Resistance RDS(ON) 15 mΩ Thermal shutdown TOTP 150 ℃ OTP hysteresis TOTP_HYS 20 ℃ LP6221A Feb.-2019 Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 5 of 7 Preliminary Datasheet LP6221A Application Information The LP6221A uses a fixed frequency, peak current mode boost regulator architecture to regulate voltage at the feedback pin. At the start of each oscillator cycle the MOSFET is turned on through the control circuitry. To prevent sub-harmonic oscillations at duty cycles greater than 50 percent, a stabilizing ramp is added to the output of the current sense amplifier and the result is fed into the negative input of the PWM comparator. When this voltage equals the output voltage of the error amplifier the power Current Limitation The internal power-MOS switch current is monitored cycle-by-cycle and is limited to the value not exceed 10A(Typ.). When the switch current reaches the limited value, the internal power-MOS is turned off immediately until the next cycle. Keep traces at this pin as short as possible. Do not put capacitance at this pin. Current limit program MOSFET is turned off. The voltage at the output of A resistor between OC and GND pin programs peak the error amplifier is an amplified version of the switch current. When the ROC value is between 10K difference between the 1.155V bandgap reference and 30K, the current limit will be set from 10A to 2A. voltage and the feedback voltage. In this way the If the OC pin is left floating, the default current limit is peak current level keeps the output in regulation. If 6A. Keep traces at this pin as short as possible. Do the feedback voltage starts to drop, the output of the not put capacitance at this pin. error amplifier increases. These results in more current to flow through the power MOSFET, thus increasing the power delivered to the output. The LP6221A has internal soft start to limit the amount of input current at startup and to also limit the amount of overshoot on the output. choice for low forward drop voltage and fast switching time. The output diode rating should be able to handle the maximum output voltage, average current. Set the output voltage by selecting the resistive voltage divider ratio. The voltage divider drops the output voltage to the 1.155V feedback voltage. Use a 20K resistor for RDN of the voltage divider. Determine the high-side resistor RUP by the equation: R UP VOUT = ( + 1) × VFB R DN Feb.-2019 To achieve high efficiency, Schottky diode is good power dissipation and the pulsating diode peak Setting the Output Voltage LP6221A Diode Selection Output Disconnect Control Function The LP6221A can control the external MOS switch through the OD pin. When EN is low, the OD pin is in a high-impedance state. When EN is high, the OD pin is pulled down to GND. This allows the asynchronous boost to cut off the output in shutdown mode. Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 6 of 7 Preliminary Datasheet LP6221A Packaging Information ESOP-8 LP6221A Feb.-2019 Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 7 of 7
LP6221ASPF 价格&库存

很抱歉,暂时无法提供与“LP6221ASPF”相匹配的价格&库存,您可以联系我们找货

免费人工找货