Preliminary Datasheet
LP3102
Dual Channel Charge Pump Power Solution For TFT LCD Panel
General Description
Features
The LP3102 DC/DC converter integrates two low
Ultra-Low-Noise for RF Application
noise, high efficiency charge pumps for dual outputs,
2.5V to 4.8V Input Supply Voltage Range
which consist of one inverting output and a step-up
Adaptive 1.5x / 2x mode switchover for positive
voltage and -1x mode for negative voltage
VP output range (VOUT ≦ 2x VIN):
output. The device operates from 2.5V to 4.8V input,
and provides a step-up output voltage (VP) of 2x the
input voltage. The negative inverting output (VN) is -1x
inverted from the positive output VP.
The LP3102 is available in a small TDFN-10 pin
package that features a bottom side exposed thermal
pad to provide optimal heat dissipation. The small
package size and low external parts count make the
5.5V to 5.9V (LP3102QVF)
VN output range (VOUT ≦ 2x VIN):
-5.5V to -5.9V (LP3102QVF)
High current output: Vin=3.3V, IOUT=±120mA;
Built in Power On Sequence
TDFN-10 (3.0mm × 3.0mm) Package
device ideally suitable for TFT LCD applications of
mobile products. The device is rated to operate from
-40℃ to +85℃ ambient temperature range.
Typical Application Circuit
LP3102
VIN
C1
LP3102 □ □ □
□
VP
C1P
C2P
C4
2.2uF
10uF
Order Information
VIN
Positive
Output
C5
2.2uF
C1N
C2N
EN
VN
Negative
Output
ON
F: Pb-Free
OFF
R0
100K
C3P
Package Type
QV: TDFN-10
C2
10uF
C6
2.2uF
C3
10uF
C3N
GND
Output Type
Default: 5.5V ~ 5.9V
Marking Information
Device
Marking
Package
Shipping
LP3102QVF
LPS
TDFN-10
4K/REEL
LP3102QVF
Applications
Mobile Device, Smart Phone
Portable Media Players/MP3 players
Cellular and Smart mobile phone
LCD Bias Power
LP3102-02
Jun. 2018
YWX
Marking indication:
Y:Production year W:Production week X:Production batch
Email: marketing@lowpowersemi.com
www.lowpowersemi.com
Page 1 of 7
Preliminary Datasheet
LP3102
Functional Pin Description
Package Type
Pin Configurations
TDFN-10
C3P 1
10 C3N
VN 2
9 VP
C1P 3
C1N 4
GND
11
EN 5
8 C2P
7 C2N
6 VIN
Pin Description
Pin
Name
1
C3P
Flying Capacitor 1 Positive Terminal (C6).
2
VN
Negative Output pin.
3
C1P
Flying Capacitor 1 Positive Terminal (C4).
4
C1N
Flying Capacitor 1 Negative Terminal (C4).
5
EN
Device Enable pin.
6
VIN
Input Supply Voltage. Bypass VIN with a low ESR ceramic capacitor to GND.
7
C2N
Flying Capacitor 1 Negative Terminal (C5).
8
C2P
Flying Capacitor 1 Positive Terminal (C5).
9
VP
10
C3N
Flying Capacitor 1 Negative Terminal (C6).
11(Pad)
GND
Ground pin.
LP3102-02
Jun. 2018
Description
Positive Output pin.
Email: marketing@lowpowersemi.com
www.lowpowersemi.com
Page 2 of 7
Preliminary Datasheet
LP3102
Function Diagram
C1P
C1N
Charge Pump
VIN
VP
C2P
EN
Band Gap
C2N
Logic
Control
OSC
Charge Pump
C3P
GND
VN
C3N
Absolute Maximum Ratings
Input / Output Voltage to GND --------------------------------------------------------------------------------- -0.3V to 6V
EN to GND -------------------------------------------------------------------------------------------------------- -0.3V to VIN
Maximum Junction Temperature ------------------------------------------------------------------------------------ 150℃
Maximum Soldering Temperature (at leads, 10sec) ----------------------------------------------------------- 260℃
Storage Temperature Range ---------------------------------------------------------------------------- −65℃ to 165℃
Operation Ambient Temperature Range --------------------------------------------------------------- -40℃ to 85℃
Maximum Power Dissipation (PD, TA
很抱歉,暂时无法提供与“LP3102QVF”相匹配的价格&库存,您可以联系我们找货
免费人工找货