0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
VL-MM5D-512

VL-MM5D-512

  • 厂商:

    VERSALOGIC

  • 封装:

    -

  • 描述:

    512MB 200PIN SODIMM PC2700 DRAM

  • 数据手册
  • 价格&库存
VL-MM5D-512 数据手册
Product Specifications PART NO.: VL470L6523-B3SG REV: 1.0 General Information 512MB 64Mx64 DDR SDRAM NON-ECC UNBUFFERED SODIMM 200-PIN Description The VL470L6523 is a 64Mx64 Double Data Rate SDRAM high density SODIMM. This single rank memory module consists of eight CMOS 64Mx8 bits with 4 banks Synchronous DRAMs in TSOP-II 400 mil packages and a 2K EEPROM in an 8-pin TSSOP package. This module is a 200-pin small-outline dual in-line memory module and is intended for mounting into an edge connector socket. Decoupling capacitors are mounted on the printed circuit board for each DDR SDRAM. Features • • • • • • • • • • • • • • • • • Pin Description 200-pin, small-outline dual in-line memory module (SODIMM) Two data transfers per clock cycle VDD = VDDQ = 2.5V +/-0.2V for DDR333 JEDEC standard 2.5V I/O (SSTL_2 compatible) VDDSPD = 2.3V to 3.6V Bi-directional data-strobe (DQS) Differential clock inputs (CK and CK#) DLL aligns DQ and DQS transition with CK transition Programmable read latency: DDR333 (2.5 clock) Programmable burst; length (2, 4, 8) Programmable burst (sequential & interleave) Auto & Self refresh, 7.8us refresh interval (8K/64ms refresh) Serial presence detect (SPD) with EEPROM Lead-free, RoHS compliant JEDEC pinout Gold edge contacts PCB: Height 31.75mm (1.250”), double sided component o o Operating temperature (TA): - Commercial (0 C
VL-MM5D-512 价格&库存

很抱歉,暂时无法提供与“VL-MM5D-512”相匹配的价格&库存,您可以联系我们找货

免费人工找货