0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
NAU88L25YG

NAU88L25YG

  • 厂商:

    NUVOTON(新唐)

  • 封装:

    TQFN32

  • 描述:

    ICAUDIOCODECSTEREO32QFN

  • 数据手册
  • 价格&库存
NAU88L25YG 数据手册
NAU88L25 Ultra-Low Power Audio CODEC for Headphone/Headsets Application With 124dB Class G Headphone Drive and Advanced Headset Features Description The NAU88L25 is an ultra-low power high performance audio codec designed for headphone or headset application in smartphone, tablet PC, Chromebooks, laptop, game controller, Bluetooth headphones and other portable devices. It includes one I2S/PCM interface, one high quality stereo DACs, one mono ADC, a Class G stereo headphone amplifier, and industry leading advanced headset features. Advanced on-chip signal processing engine including dynamic range compressor (DRC), programmable bi-quad filters, sidetone and ditial mixers, can maximize audio qualiy enhencements and eliminate the undersirable frequency components. A frequency locked loop(FLL) is also integrated in the design to support various clocks wih less external components. The NAU88L25 has powerful headset detection mechanism, which detects jack insertion / ejection, microphone presence, speaker impedance, and up-to 8 user defined buttons with long/short key press debouce circuit. It also supports headphone crosstalk detection/suppression, and automatic microphone & ground detection / switching to work automatically with different audio jack formats without using external chips or components. The NAU88L25 operates with analog supply voltages from 1.6V to 1.8V, while the digital core can operate from 1.1V to 1.98V to conserve power. The NAU88L25 is specified for operation from -40°C to +85°C, and is available in QFN 32 or CSP package with 0.4mm pitch. Features  DAC with auto attenuate : 124dB SNR; without auto mute: 113dB SNR, (A-weighted) @ 0dB gain, 1.8V and -89dB THD @ 20mW and RL= 32Ω, DAC playback to headphone output mode  ADC : 101dB SNR (A-weighted) @ 0dB MIC gain, 1.8V, Fs = 48kHz and -91dB THD , 1.8V, MIC gain 0dB, OSR 128x  1 Digital I2S/PCM I/O port  Dynamic Range Compressor (DRC)  Programmable Biquad filter  1 Headset Mic, 1 Differential Analog Mic input, Line-input, or two single-ended Mic input  Class G Headphone Amplifier(28mW @ 32Ω, 1% THD+N) Preliminary NAU88L25 Product Brief Rev 0.7 Page 1 of 10  Sampling rate from 8K to 192 KHz  Headset Detection & Auto Headset switch for MIC and Ground  Jack Insertion and Ejection Detection  Distinct Keys Detection  Package : 32 Pin QFN package, and Optional 42 Balls WLCSP with 0.4mm Pitch Applications      Gaming Controller Ultra-Portable Laptop Mobile Device Wireless Headset Smart Remote Controller Oct 27, 2015 VREF VDDMIC VSSA VDDA(2) VSSD VDDB VDDC Block Diagram BIAS MIC+ ADC ADC Effect Digital Audio Effects Volume DRC Programmable BiQuad Mixers Sidetone MIC- MICBIAS MICBIAS ADC Jack Detection FLL I2S/PCM DAC JKR1(HPR) Headset Detection Jack Insertion / Ejection MIC Detection Button Detection Speaker Impedance Detection Crosstalk Suppression Auto MIC/GND Swap CPOUTP DAC Effect Volume DRC Programmable BiQuad I2C Slave & Registers • • • • • • Charge Pump VSSCP CPOUTN(x2) CPCB CPCA MUX BCLK FS MCLK BCLK FS JKDET Interface & MUX JKTIP(HPL) SCLK SDIO GPIO1/CSB IRQ GND Switch DACIN ADCOUT JKR2 VSSMIC JKSlv DAC Figure 1: NAU88L25 Block Diagram Preliminary NAU88L25 Product Brief Rev 0.7 Page 2 of 10 Oct 27, 2015 Pin Diagram DACIN VDDA BCLK GPIO2/JKDET JKSLV VSSMIC JKR2 MIC+ MIC- 32 25 1 24 ADCOUT MICBIAS FS VDDMIC VDDC VREF VSSD Top View VSSA VDDB VDDA MCLK CPOUTP SCLK VSSCP 8 17 9 16 GPIO1/CSB IRQ CPOUTN JKR1 (HPR) Page 3 of 10 JKTIP (HPL) CPCA CPCB CPOUTN Preliminary NAU88L25 Product Brief Rev 0.7 SDIO Oct 27, 2015 Pin Descriptions Pin # 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 Name VDDA MICBIAS VDDMIC VREF VSSA VDDA CPOUTP VSSCP CPOUTN CPCB CPCA JKTIP (HPL) JKR1 (HPR) CPOUTN IRQ GPIO1 SDIO SCLK MCLK VDDB VSSD VDDC FS ADCOUT DACIN BCLK Type Supply Analog Output Supply Analog I/O Ground Supply Analog I/O Ground Analog I/O Analog I/O Analog I/O Analog Output Analog Output Analog I/O Digital Output Digital I/O Digital I/O Digital Input Digital Input Supply Ground Supply Digital I/O Digital Output Digital Input Digital I/O 27 28 29 30 31 32 JKDET JKSLV VSSMIC JKR2 MIC+ MIC1- Analog Input Analog I/O Ground Analog I/O Analog Input Analog Input Preliminary NAU88L25 Product Brief Rev 0.7 Page 4 of 10 Functionality Analog Supply Microphone Bias Output Microphone supply Internal DAC & ADC voltage reference decoupling I/O Analog Supply Ground Analog Supply Charge Pump positive voltage Charge Pump Supply ground Charge Pump negative voltage Charge Pump switching capacitor node B Charge Pump switching capacitor node A Headphone left channel output Headphone right channel output Charge Pump negative voltage Programmable Interrupt Output General Purpose IO/I2C Address/SPI_CSB Serial Data for I2C or SPI Serial Data Clock for I2C or SPI CODEC Master clock input Digital IO Supply Digital IO ground Digital core supply Frame Sync input or output for I2S or PCM data Serial Audio data Output for I2S or PCM data Serial Audio data input for I2S or PCM data Serial data bit clock input or output for I2S or PCM data Jack detect input Headset Jack pin 4 Analog Supply Ground Headset Jack pin 3 PGA MIC1+ Analog Input PGA MIC1- Analog Input Oct 27, 2015 Electrical Characteristics Conditions: VDDA = VDDB = VDDC = 1.8V; VDDMIC= 4.2V. RL(Headphone) = 32 Ω, f = 1kHz, MCLK=12.88MHz, unless otherwise specified. Limits apply for TA = 25°C Symbol ISD Parameter Shutdown Current Conditions Standby Mode Limit VDDA in Shutdown Mode 0.2 1 VDDA 0.2 1 VDDB 0.2 1 VDDC 2 10 0.2 1 VDDMIC IDD Typical MCLK off, Jack Insertion, IRQ enabled Units (Limit) µA 5 µA Stereo RL = 32Ω, DAC Input, CPVDD= 1.8V, f=1kHz, 22kHz BW, THD+N = 1%(CSP package), w. headset switch 30 mW Stereo RL = 32Ω, DAC Input, CPVVDD = 1.8V, f=1kHz, 22kHz BW, THD+N = 1% (QFN package), w. headset switch 28 mW Stereo RL = 16Ω, DAC Input, CPVVDD = 1.8V, f=1kHz, 22kHz BW, THD+N = 1% (CSP Package), w. headset switch 35 mW Stereo RL = 16Ω, DAC Input, CPVVDD = 1.8V, f=1kHz, 22kHz BW, THD+N = 1% (QFN Package), w. headset switch 35 mW RL = 32Ω, f=1kHz, PO = 20mW, with headset switch -89 dB VOUT = 1VRMS, DAC Input, DAC_Gain = 0dB, HP_Gain = 0dB, Digital Zero Input, f=1kHz, A-Weighted), w. headset switch 113 dB VOUT = 1 VRMS, DAC Input, DAC_Gain = 0dB, HP_Gain = 0dB, Digital Zero Input, f=1kHz, A-Weighted, auto mute enabled, w. headset switch 124 dB 81 dB Left Channel to Right Channel, - 1dBFS, Gain = 0dB, f = 1kHz, MIC/GND Switching Off without HCS 88 dB Left Channel to Right Channel, -1dBFS, Gain = 0dB, f = 1kHz, MIC/GND Switching On with HCS 91 dB Headphone Amplifier PO THD+N SNR Output Power Total Harmonic Distortion + Noise Signal to Noise Ratio fRIPPLE = 217Hz, VRIPPLE = 200mVP_P Input Referred, HP_GAIN = 0dB PSRR Power Supply Rejection Ratio DAC Input, DAC_Gain = 0dB Ripple Applied to VDDA XTALK Channel Crosstalk Interchannel Level Mismatch Headphone Right and Left Channel Difference with 0dBFS Input Sweap from 20Hz to 20KHz +/- 0.1 dB Frequency Response F = 20Hz ~ 20KHz +/-0.005 dB Preliminary NAU88L25 Product Brief Rev 0.7 Page 5 of 10 Oct 27, 2015 Parameter Conditions eOS Output Noise DAC_Gain = 0dB, HP_Gain = 0dB, fS=48kHz, OSRDAC = 128, A-Weighted 2.2 uVRMS Out of Band Noise Level BW=400Hz-500kHz -86 dB Output Offset Voltage HP_Gain = 0dB, DAC_Gain= 0dB, DAC Input 0.1 Power Consunption No Load, No Signal, fS = 44.1kHz, 16Bit, OSR 32, Stereo DAC On, Amp On, RL = 32Ω, VDDC = 1.2V 5.7 mW Pop and Click Noise Into or Out of DAC to Headphone Shutdown, Headphone Impedance & Crosstalk Detection Disabled 0.1 mVrms MIC Input, MIC_GAIN = 0dB, VIN = 0.8Vrms, f=1KHz, fs = 48KHz, Mono Differential Input -91 dB MIC Input, MIC_GAIN = 30dB, Volume = 0dB, Vin=28.5Vrms, f=1k, Digital Gain = 0dB, Mono Differential Input -80 dB 101 dB 98 dB 78 dB 64 dB 1 VRMS VOS Typical Limit Units (Limit) Symbol ±0.5 mV ADC THD+N SNR ADC Total Harmonic Distortion + Noise Signal to Noise Ratio PSRR Power Supply Rejection Ratio CMRR Common Mode Rejection Ratio FSADC ADC Full Scale Input Level Reference = VOUT(0dBFS), A-Weighted, MIC Input, MIC Gain = 0dB,fs = 48KHz, Mono Differential Input Reference = VOUT(0dBFS), A-Weighted, MIC Input, MIC Gain = 6dB,fs = 8KHz, Mono Differential Input VRIPPLE = 200mVPP applied to VDDA, fRIPPLE = 217Hz, Input Referred, MIC_GAIN = 0dB, Differential Input Differential Input 100Vrms, PGA gain = 20dB, frequency sweep from 20Hz to 20KHz VDDA= 1.8V Minimum Input Impedance Frequency Response f = 20Hz ~ 20KHz Power Consumption No Load, No Signal, ADC on, PGA on, fS = 44.1kHz Preliminary NAU88L25 Product Brief Rev 0.7 Page 6 of 10 12 KOhm +/-0.02 dB 5.4 mW Oct 27, 2015 Absolute Maximum Ratings Parameter Min Max Units Digital Supply Range -0.3 2.2 V Digital I/O Supply Range -0.3 6.0 V Analog Supply Range -0.3 2.2 V Headphone Supply Range -0.3 2.2 V Microphone Bias Supply Voltage -0.3 6.0 V Voltage Input Digital Range DGND - 0.3 VDD + 0.3 V Voltage Input Analog Range AGND - 0.3 VDD + 0.3 V Junction Temperature, TJ -40 +150 Storage Temperature -65 +150 ℃ ℃ CAUTION: Do not operate at or near the maximum ratings listed for extended periods. Exposure to such conditions may adversely influence product reliability and result in failures not covered by warranty Operating Conditions Condition Symbol Min Typical Max Units Digital Supply Range VDDC 1.1 1.2 1.98 V Digital I/O Supply Range VDDB 1.6 1.8 3.6 V Analog Supply Range VDDA 1.6 1.8 2.0 V Headphone Supply Range VDDA 1.6 1.8 2.0 V Microphone Bias Supply Voltage VDDMIC 2.5 4.2 5.0 V Temperature Range TA -40 +85 ℃ Digital I/O Parameter Symbol Input LOW level VIL Input HIGH level VIH Output HIGH level Output LOW level Preliminary NAU88L25 Product Brief Rev 0.7 VOH VOL Comments/Conditions Min Uni ts Max VDDB = 1.8V 0.33 * VDDB VDDB = 3.3V 0.37*VDDB VDDB = 1.8V 0.67*VDDB VDDB = 3.3V 0.63*VDDB ILoad = 1mA VDDB=1.8V 0.9 * VDDB VDDB = 3.3V 0.95*VDDB V V VDDB = 1.8V 0.1 * VDDB VDDB=3.3V 0.05*VDDB ILoad = 1mA Page 7 of 10 V V Oct 27, 2015 Ordering Information Part Number Dimension Package Package Material NAU88L25YG 5 x 5 mm QFN-32L Green Nuvoton Part Number Description NAU88L25YG Package Material: G = Pb-free Package Package Type: Y = Preliminary NAU88L25 Product Brief Rev 0.7 Page 8 of 10 QFN Package Oct 27, 2015 Package Information QFN 32L 5X5 mm2, Thickness 0.8 mm(Max) ,Pitch 0.5 mm (Saw Type) EP SIZE 3.5X3.5 mm Preliminary NAU88L25 Product Brief Rev 0.7 Page 9 of 10 Oct 27, 2015 Version History VERSION DATE PAGE DESCRIPTION 0.1 0.2 0.3 0.4 0.5 11/20/2014 03/10/2015 04/10/2015 06/15/2015 07/16/2015 NA 0.6 09/28/2015 0.7 10/27/2015 Preliminary Version Updated the pin-out and pin-descriptions Ordering info is added. Updated Electrical Characteristics Updated the descriptions Updated the descriptions and key features Updated the block diagram Changed VIH (input high voltage) Updated the package information Updated the package info 8 5, 6 1 1, 2, 7, 8 9 Table 1: Version History Important Notice Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur. Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales. Preliminary NAU88L25 Product Brief Rev 0.7 Page 10 of 10 Oct 27, 2015
NAU88L25YG 价格&库存

很抱歉,暂时无法提供与“NAU88L25YG”相匹配的价格&库存,您可以联系我们找货

免费人工找货