NAU8502
24-bit Stereo Audio ADC with Differential Microphone Inputs
1.
GENERAL DESCRIPTION
The NAU8502 is a low power, high quality audio input system for portable applications. In addition to precision 24-bit
stereo ADCs, this device integrates a broad range of additional functions to simplify implementation of complete audio
systems. The NAU8502 includes low-noise stereo differential high gain microphone inputs with wide range
programmable amplifiers, separate line inputs, and an analog bypass/side tone line level stereo output.
Advanced on-chip digital signal processing includes a limiter/ALC (Automatic Level Control), 5-band equalizer, notch
filter, and a high-pass filter for speech optimization and wind noise reduction. The digital interface can operate as either
a master or a slave. Additionally, an internal Fractional-N PLL is available to accurately generate any audio sample
rate clock for the ADCs derived using any available system clock from 8MHz through 33MHz.
The NAU8502 operates with analog supply voltages from 2.7V to 3.6V, while the digital core can operate as low as
1.71V to conserve power. Internal control registers enable flexible power conserving modes, shutting down or reducing
power in sub-sections of the chip under software control.
The NAU8502 is specified for operation from -40°C to +85°C, and is available with full automotive AEC-Q100 and
TS16949 compliant device is available upon request.
2.
FEATURES
24-bit signal processing linear Audio ADC
ADC: 90dB SNR and -80dB THD (“A” weighted)
Supports any sample rates from 8KHz - 48kHz
Analog I/O
Very wide range programmable input amplifier
Stereo line inputs with gain options and mixing
Stereo differential input microphone amplifiers
Interfaces
Standard audio interfaces: PCM and I2S
Serial control interfaces with read/write capability)
Additional features
5-band Graphic Equalizer
Automatic level control / limiter
Programmable Notch Filter
High Pass Filter/ Wind Noise Reduction
Applications
Audio Recording Devices
Security Systems
Video and Still Cameras
Enhanced Audio Inputs for SOC products
Audio Input Accessory Products
Gaming Systems
New Features
Passive LINE OUT
On-Chip LDO
On-chip high resolution Fractional-N PLL
NAU8502 Datasheet Rev2.5
Page 1 of 93
Aug, 2018
P1OUT
LLINOUT
MIC1N
MIC1P
MIC2P
MIC2N
RLINOUT
P2OUT
24
23
22
21
20
19
18
17
PIN CONFIGURATION
P1IN
25
16
P2IN
VMID
26
15
VDDA/LDOVOUT
VREF
27
14
LDOVIN
GPIO/SO
28
13
MICBIAS
Stereo ADC QFN32
8
BCLK
ADCOUT
7
9
MCLK
32
6
SDIO
MODE
FS
5
10
VSSD
31
4
LDOENABLE
CSb
VDDC
11
3
30
VDDB
VSSA1
2
12
SCLK
29
1
GPIO
GPIO
3.
VSSA2
Figure 1: 32-Pin QFN Package
NAU8502 Datasheet Rev2.5
Page 2 of 93
Aug, 2018
4.
PIN DESCRIPTION
Pin Name
Pin No Functionality
Pin Type
GPIO
SCLK
VDDB
VDDC
VSSD
MODE
MCLK
BCLK
ADCOUT
FS
LDOENABLE
VSSA2
MICBIAS
LDOVIN
VDDA
/LDOVOUT
P2IN
P2OUT
RLINOUT
MIC2N
MIC2P
MIC1P
MIC1N
LLINOUT
P1OUT
P1IN
VMID
VREF
GPIO/SO
GPIO
VSSA1
CSb
SDIO
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
I/O
I
PI
PI
PI
I
I
I/O
O
I/O
I
PI
AO
PI
PI
/PO
AI
AO
AO
AI
AI
AI, I
AI, O
AO
AO
AI
AO
AO
I/O
I/O
PI
I
I/O
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
General Purpose IO Number One
SPI or 2-Wire Serial Clock
Digital Supply Buffer
Digital Supply Core
Digital Ground
Interface Select (2-Wire:low or SPI:high)
Master Clock
Bit Clock
Digital Audio Data Output
Frame Sync
Enable Internal LDO, 5V Tolerant
Analog Ground
Microphone Bias
LDO Input Voltage (4.5V ~ 5.5V)
Analog Supply,
LDOVOUT when LDOENABLE > 1.8V
Right Channel Stage 2 Input
Right Channel Stage 1 Output
Right Channel High Impedance Output
Right Channel Microphone Negative Input
Right Channel Microphone Positive Input
Left Channel Microphone Positive Input/DM_IN
Left Channel Microphone Negative Input/DM_CLK
Left Channel High Impedance Output
Left Channel Stage 1 Output
Left Channel Stage 2 Input
Decoupling internal analog mid supply reference
Buffer Mid supply reference
General Purpose IO Number Three, 4 Wire SPI
General Purpose IO Number Two
Analog Ground
SPI Chip Select
SPI Data In or 2-Wire I/O
Table 1: Pin Description
TYPE PI: Power In, PO: Power Out, AI: Analog input, AO: Analog output, I: input, O: output, I/O: bi-directional.
1.
The QFN32 package includes a bulk ground connection pad on the underside of the chip. This bulk
2.
Unused analog input pins should be left as no-connection.
3.
Unused digital input pins should be tied to ground.
ground should be thermally tied to the PCB, and electrically tied to the analog ground.
NAU8502 Datasheet Rev2.5
Page 3 of 93
Aug, 2018
5.
BLOCK DIAGRAM
VDDB
+13/+18/+28/+33dB
P1OUT
-12dB through
+35dB
gain in 0.75dB
Steps
in both mixing
paths.
VDDC
LDOVIN +4.5V to +5.5V
LDO
Resistive
Analog
Mixing
VDDALDOVOUT
BVref
MIC1N
-
MIC1P
+
S
LDOENABLE
ADC1
LLINOUT
P1IN
P2OUT
BVref
MIC2N
-
MIC2P
+
S
RLINOUT
ADC2
Optional Digital
Features:
ALC
Mixing
High-Pass
Notch Filter
Equalization
Amplitude
Peak-Detect
Interrupts Out On Prescribed
Conditions
P2IN
VMID
VREF
+
MICROPHONE
BIAS
NAU8502
MICBIAS
VDDA
R
PLL
AUDIO INTERFACE
(PCM/IIS)
GPIO1 GPIO2 GPIO3/SO BCLK
FS ADCOUT
VMID
CONTROL INTERFACE
(2-, 3- and 4-wire)
MCLK
SCLK
SDIO CSB/
R
MODE
VSSD
VSSA1 VSSA2
Figure 2: NAU8502 General Block Diagram
NAU8502 Datasheet Rev2.5
Page 4 of 93
Aug, 2018
6.
Table of Contents
1.
GENERAL DESCRIPTION .................................................................................................................................1
2.
FEATURES .........................................................................................................................................................1
3.
PIN CONFIGURATION .......................................................................................................................................2
4.
PIN DESCRIPTION .............................................................................................................................................3
5.
BLOCK DIAGRAM .............................................................................................................................................4
6.
TABLE OF CONTENTS ......................................................................................................................................5
7.
LIST OF FIGURES ..............................................................................................................................................9
8.
LIST OF TABLES ............................................................................................................................................. 11
9.
ABSOLUTE MAXIMUM RATINGS ................................................................................................................... 12
10.
OPERATING CONDITIONS.............................................................................................................................. 12
11.
FUNCTIONAL DESCRIPTION .......................................................................................................................... 16
11.1
SIGNAL PATH ........................................................................................................................................... 16
11.1.1
Positive Microphone Inputs (MIC1P MIC2P) ................................................................................... 17
11.1.2
Negative Microphone Inputs (MIC1N MIC2N).................................................................................. 18
11.1.3
The Single Ended Auxiliary Input (P1IN P2IN) ................................................................................ 19
11.1.4
PGA Gain Control.............................................................................................................................. 20
11.2
MICROPHONE BIASING ........................................................................................................................... 21
11.3
UNUSED ANALOG I/O AND VMID SELECTION ...................................................................................... 22
11.4
DIGITAL MICROPHONE ........................................................................................................................... 24
11.5
ADC DIGITAL FILTER BLOCK ................................................................................................................. 25
11.5.1
Programmable High Pass Filter (HPF) ............................................................................................ 26
11.5.2
Programmable Notch Filter (NF) ...................................................................................................... 26
11.5.3
Digital ADC Gain Control .................................................................................................................. 27
11.6
EQUALIZER .............................................................................................................................................. 27
11.7
PROGRAMMABLE GAIN AMPLIFIER (PGA) .......................................................................................... 28
11.7.1
Automatic level control (ALC) .......................................................................................................... 28
11.7.1.1
Normal Mode ............................................................................................................................. 31
11.7.1.2
ALC Hold Time (Normal mode Only) .......................................................................................... 31
11.7.1.3 Peak Limiter Mode ............................................................................................................................ 32
11.7.1.4 Attack Time ........................................................................................................................................ 33
11.7.1.5 Decay Times ...................................................................................................................................... 33
11.7.1.6 Noise gate (normal mode only):....................................................................................................... 33
11.7.2
Zero Crossing .................................................................................................................................... 34
11.8
GPIO .......................................................................................................................................................... 35
11.9
Clock Generation Circuit ......................................................................................................................... 37
11.9.1
Phase Locked Loop (PLL) General Description ............................................................................. 38
11.10 Serial Control Interface ............................................................................................................................ 41
11.10.1 SPI Serial Control .............................................................................................................................. 41
11.10.1.1
16-bit Write Operation (SPI 3 Wire Write) ........................................................................... 41
11.10.1.2
24-bit Write Operation (SPI 4 Wire Write) ........................................................................... 42
11.10.1.3 32-bit Read Operation (SPI 4 Wire Read) ........................................................................................ 42
11.10.2
11.10.2.1
2-Wire Serial Control Mode (I2C style Interface) .................................................................... 43
2-Wire Protocol Convention ................................................................................................ 43
NAU8502 Datasheet Rev2.5
Page 5 of 93
Aug, 2018
11.10.2.2
2-WIRE Write Operation....................................................................................................... 44
11.10.2.3
2-WIRE Read Operation ...................................................................................................... 44
11.11 DIGITAL AUDIO INTERFACES ................................................................................................................ 46
11.11.1 Right Justified audio data ................................................................................................................ 48
11.11.2 Left Justified audio data ................................................................................................................... 48
11.11.3 I2S audio data .................................................................................................................................... 49
11.11.4 PCM audio data ................................................................................................................................. 49
11.11.5 PCM Time Slot audio data ................................................................................................................ 50
11.11.6 Companding ...................................................................................................................................... 51
11.12 POWER SUPPLY ...................................................................................................................................... 52
11.12.1 Power-On Reset ................................................................................................................................ 52
11.12.2 Power Related Software Considerations ........................................................................................ 52
11.12.3 Software Reset .................................................................................................................................. 53
11.12.4 Power Up/Down Sequencing............................................................................................................ 53
11.12.5 Reference Impedance (REFIMP) and Analog Bias ......................................................................... 54
11.12.6 Power Saving..................................................................................................................................... 54
11.12.7 Estimated Supply Currents .............................................................................................................. 55
12
REGISTER DESCRIPTION............................................................................................................................... 56
12.1
Registers 0x00 0x01 2nd stage pga gain .................................................................................................... 60
12.2
Registers 0x02 0x03 audio path ................................................................................................................. 61
12.3
Register 0x04 ............................................................................................................................................. 61
12.4
Register 0x05 ADC..................................................................................................................................... 61
12.5
Register 0x06 power management ............................................................................................................ 61
ADL/ADR mapping ............................................................................................................................................. 62
12.6
Register 0x07 audio format and clocking ................................................................................................... 62
12.7
Register 0x08 audio format and clocking ................................................................................................... 63
Sample Rate register mapping ........................................................................................................................... 63
12.8
Register 0x09 analog power control ........................................................................................................... 63
12.9
Register 0x0A VMID impedance and input impedance selection ............................................................... 64
12.10 Register 0x0B Noise gate and ALC ............................................................................................................ 64
12.11 Register 0x0C ALC..................................................................................................................................... 64
12.12 Register 0x0D ALC..................................................................................................................................... 65
12.13 Register 0x0E ALC ..................................................................................................................................... 65
12.14 Register 0x0F Reset................................................................................................................................... 65
12.15 Register 0x1C ............................................................................................................................................ 65
12.16 Register 0x21 Additional power management registers (note: write-only).................................................. 66
12.17 Register 0x22 Additional audio path registers ............................................................................................ 66
12.18 Register 0x23 Additional audio path registers ............................................................................................ 66
12.19 Register 0x24 Left and Right channel select for ADCOUT ......................................................................... 66
12.20 Register 0x25 Audio format and clocking ................................................................................................... 67
12.21 Register 0x26 Clock source and division select and PLL enable ............................................................... 67
12.22 Register 0x27 Audio format and clocking ................................................................................................... 67
12.23 Register 0x28 RAM .................................................................................................................................... 68
12.24 Register 0x29 GPIO ................................................................................................................................... 68
12.25 Register 0x2A GPIO ................................................................................................................................... 68
12.26 Register 0x2C GPIO................................................................................................................................... 69
12.27 Register 0x2D GPIO................................................................................................................................... 69
NAU8502 Datasheet Rev2.5
Page 6 of 93
Aug, 2018
12.28 Register 0x2E ADC controls....................................................................................................................... 69
12.29 Register 0x2F ADC controls ....................................................................................................................... 70
12.30 Register 0x30 ADC controls ....................................................................................................................... 70
12.31 Register 0x32 Equalizer controls ................................................................................................................ 70
12.32 Register 0x33 Equalizer controls ................................................................................................................ 70
12.33 Register 0x34 Equalizer controls ................................................................................................................ 71
12.34 Register 0x35 Equalizer controls ................................................................................................................ 71
12.35 Register 0x36 Equalizer controls ................................................................................................................ 71
12.36 Register 0x37 Analog test modes .............................................................................................................. 71
12.37 Register 0x3B-0x3E Notch Filters controls ................................................................................................. 72
12.38 Register 0x44 PLL register A ..................................................................................................................... 72
12.39 Register 0x45 PLL register A ..................................................................................................................... 72
12.40 Register 0x46 PLL register A ..................................................................................................................... 72
12.41 Register 0x47 PLL register A ..................................................................................................................... 72
12.42 Register 0x4B Additional audio path registers............................................................................................ 72
12.43 Register 0x4C Additional audio path registers ........................................................................................... 73
12.44 Register 0x4D Additional audio path registers ........................................................................................... 73
12.45 Register 0x4E Additional audio path registers............................................................................................ 73
12.46 Register 0x4F PLL register B ..................................................................................................................... 73
12.47 Register 0x50 PLL register B ..................................................................................................................... 73
12.48 Register 0x51 PLL register B ..................................................................................................................... 74
12.49 Register 0x52 PLL register B ..................................................................................................................... 74
12.50 Register 0x59 ADC mixer ........................................................................................................................... 74
12.51 Register 0x5A Power management extra ................................................................................................... 74
12.52 Register 0x5B Left Channel PCM time slot Start Count ............................................................................. 75
12.53 Register 0x5C PCM and time slot Control .................................................................................................. 75
12.54 Register 0x5D Right Channel PCM time slot Start Count........................................................................... 75
12.55 Register 0x5E ID registers ......................................................................................................................... 75
12.56 Register 0x5F ID registers.......................................................................................................................... 75
12.57 Register 0x60 ID registers .......................................................................................................................... 76
12.58 Register 0x66 ALC interrupts features registers......................................................................................... 76
12.59 Register 0x67 ALC interrupts features registers......................................................................................... 76
12.60 Register 0x68 ADC and equalizer additional registers ............................................................................... 76
12.61 Register 0x69 ADC and equalizer additional registers ............................................................................... 77
12.62 Register 0x6A Tie-off registers ................................................................................................................... 77
12.63 Register 0x6B Tie-off registers ................................................................................................................... 77
12.64 Register 0x6C AGC readout registers ........................................................................................................ 77
12.65 Register 0x6D AGC readout registers ........................................................................................................ 78
12.66 Register 0x6E AGC readout registers ........................................................................................................ 78
12.67 Register 0x6F AGC readout registers ........................................................................................................ 78
12.68 Register 0x70 Noise gate readout registers ............................................................................................... 78
12.69 Register 0x71 Manual tie-off registers ........................................................................................................ 78
13
CONTROL INTERFACE TIMING DIAGRAM .................................................................................................... 79
13.1
SPI WRITE TIMING DIAGRAM .................................................................................................................. 79
13.2
2-WIRE TIMING DIAGRAM ....................................................................................................................... 80
14
AUDIO INTERFACE TIMING DIAGRAM .......................................................................................................... 81
14.1
AUDIO INTERFACE IN SLAVE MODE ...................................................................................................... 81
NAU8502 Datasheet Rev2.5
Page 7 of 93
Aug, 2018
14.2
AUDIO INTERFACE IN MASTER MODE .................................................................................................. 81
14.3
PCM AUDIO INTERFACE IN SLAVE MODE (PCM Audo Data)................................................................ 82
14.4
PCM AUDIO INTERFACE IN MASTER MODE (PCM Audo Data) ............................................................ 82
14.5
PCM AUDIO INTERFACE IN SLAVE MODE (PCM Time Slot Mode )....................................................... 83
14.6
PCM AUDIO INTERFACE IN MASTER MODE (PCM Time Slot Mode ) ................................................... 83
14.7
System Clock (MCLK) Timing Diagram ...................................................................................................... 84
14.8
µ-LAW ENCODE DECODE CHARACTERISTICS .................................................................................... 85
14.9
A-LAW ENCODE DECODE CHARACTERISTICS.................................................................................... 86
14.10 µ-LAW / A-LAW CODES FOR ZERO AND FULL SCALE ........................................................................ 87
14.11 µ-LAW / A-LAW OUTPUT CODES (DIGITAL MW) .................................................................................. 87
15
DIGITAL FILTER CHARACTERISTICS ........................................................................................................... 88
16
TYPICAL APPLICATION .................................................................................................................................. 89
PACKAGE SPECIFICATION....................................................................................................................................... 89
17
ORDERING INFORMATION ............................................................................................................................. 91
18
REVISION HISTORY ........................................................................................................................................ 92
IMPORTANT NOTICE ................................................................................................................................................. 93
NAU8502 Datasheet Rev2.5
Page 8 of 93
Aug, 2018
7.
List of Figures
Figure 1: 32-Pin QFN Package .....................................................................................................................................2
Figure 2: NAU8502 General Block Diagram .................................................................................................................4
Figure 3 Input path description ..................................................................................................................................... 16
Figure 4: Microphone Bias Schematic......................................................................................................................... 21
Figure 5 Tie-off Options ............................................................................................................................................... 23
Figure 6 Digital Microphone Waveforms ...................................................................................................................... 24
Figure 7: ADC Digital Filter Path Block Diagram ......................................................................................................... 25
Figure 8: ALC Block Diagram ...................................................................................................................................... 29
Figure 9: ALC Response Graph .................................................................................................................................. 29
Figure 10: ALC Normal Mode Operation ..................................................................................................................... 31
Figure 11: ALC Hold Time ........................................................................................................................................... 32
Figure 12: ALC Limiter Mode Operations .................................................................................................................... 32
Figure 13: ALC Operation with Noise Gate disabled ................................................................................................... 33
Figure 14: ALC Operation with Noise Gate Enabled ................................................................................................... 34
Figure 15: PLL and Clock Select Circuit...................................................................................................................... 37
Figure 16: Register write operation using a 16-bit SPI Interface ................................................................................. 42
Figure 17: Register Write operation using a 24-bit SPI Interface ................................................................................ 42
Figure 18: Register Read operation through a 32-bit SPI Interface ............................................................................ 43
Figure 19: Valid START Condition .............................................................................................................................. 44
Figure 20: Valid Acknowledge ..................................................................................................................................... 44
Figure 21: Valid STOP Condition ................................................................................................................................ 44
Figure 22: Slave Address Byte, Control Address Byte, and Data Byte ....................................................................... 44
Figure 23: Write Sequence(writing 1 register) ............................................................................................................. 44
Figure 24: Read Sequence (reading 1 register) .......................................................................................................... 45
Figure 25: Right Justified Audio Interface ................................................................................................................... 48
Figure 26: Left Justified Audio Interface ...................................................................................................................... 48
Figure 27: I2S Audio Interface..................................................................................................................................... 49
Figure 28: PCM Mode Audio Interface (Special mode) ............................................................................................... 49
Figure 29: PCM Time Slot Mode (Time slot = 0) (Special mode) ................................................................................ 50
Figure 30: SPI Write Timing Diagram.......................................................................................................................... 79
Figure 31: 2-Wire Timing Diagram .............................................................................................................................. 80
Figure 32: Audio Interface Slave Mode Timing Diagram ............................................................................................. 81
Figure 33: Audio Interface in Master Mode Timing Diagram ....................................................................................... 81
Figure 34: PCM Audio Interface Slave Mode Timing Diagram .................................................................................... 82
Figure 35: PCM Audio Interface Slave Mode Timing Diagram .................................................................................... 82
Figure 36: PCM Audio Interface Slave Mode (PCM Time Slot Mode )Timing Diagram.............................................. 83
NAU8502 Datasheet Rev2.5
Page 9 of 93
Aug, 2018
Figure 37: PCM Audio Interface Master Mode (PCM Time Slot Mode )Timing Diagram............................................. 83
Figure 38: MCLK Timing Diagram ............................................................................................................................... 84
Figure 39: Application Diagram For32 -Pin QFN ......................................................................................................... 89
NAU8502 Datasheet Rev2.5
Page 10 of 93
Aug, 2018
8.
List of Tables
Table 1: Pin Description ................................................................................................................................................3
Table 2: Register associated with Input PGA Control ................................................................................................. 17
Table 3: Microphone Non-Inverting Input Impedances................................................................................................. 18
Table 4: Microphone Inverting Input Impedances ....................................................................................................... 19
Table 5: Microphone Inverting Input Impedances ....................................................................................................... 20
Table 6: Registers associated with Input PGA Gain Control ....................................................................................... 20
Table 7: Register associated with Microphone Bias .................................................................................................... 22
Table 8: Microphone Bias Voltage Control .................................................................................................................. 22
Table 9: Register associated with ADC ....................................................................................................................... 26
Table 10: High Pass Filter Cut-off Frequencies (HPFAM=1)....................................................................................... 26
Table 11: Registers associated with Notch Filter Function.......................................................................................... 27
Table 12: Equations to Calculate Notch Filter Coefficients ......................................................................................... 27
Table 13: Register associated with ADC Gain ............................................................................................................ 27
Table 14: Equalizer Center/Cutoff Frequencies .......................................................................................................... 28
Table 15: Equalizer Gains ........................................................................................................................................... 28
Table 16: Registers associated with ALC Control ....................................................................................................... 30
Table 17: ALC Maximum and Minimum Gain Values .................................................................................................. 31
Table 18: General Purpose Control............................................................................................................................. 35
Table 19: General Purpose I/O Output Select .............................................................................................................. 36
Table 20: Registers associated with PLL .................................................................................................................... 38
Table 21: Registers associated with PLL .................................................................................................................... 39
Table 22: PLL Frequency Examples ........................................................................................................................... 40
Table 23: Control Interface Selection .......................................................................................................................... 41
Table 24: ADCOUT pin behavior selections ................................................................................................................. 46
Table 25: Standard Interface modes ........................................................................................................................... 47
Table 26: Audio Interface Control Registers ............................................................................................................... 47
Table 27: Companding Control ................................................................................................................................... 51
Table 28: Power up sequence..................................................................................................................................... 54
Table 29: Power down Sequence ............................................................................................................................... 54
Table 30: Registers associated with Power Saving..................................................................................................... 55
Table 31: VDDA 3.3V Supply Current ......................................................................................................................... 55
Table 32: SPI Timing Parameters ............................................................................................................................... 79
Table 33: 2-WireTiming Parameters ........................................................................................................................... 80
Table 34: Audio Interface Timing Parameters ............................................................................................................. 84
Table 35: MCLK Timing Parameter ............................................................................................................................. 84
NAU8502 Datasheet Rev2.5
Page 11 of 93
Aug, 2018
9.
ABSOLUTE MAXIMUM RATINGS
CONDITION
MIN
MAX
Units
VDDB, VDDC, VDDA supply voltages
-0.3
+3.61
V
LDOVIN
-0.3
+5.5
V
Core Digital Input Voltage range
VSSD – 0.3
VDDC + 0.30
V
Buffer Digital Input Voltage range
VSSD – 0.3
VDDB + 0.30
V
Analog Input Voltage range
VSSA – 0.3
VDDA + 0.30
V
Industrial operating temperature
-40
+85
°C
Storage temperature range
-65
+150
°C
CAUTION: Do not operate at or near the maximum ratings listed for extended period of time. Exposure to such
conditions may adversely influence product reliability and result in failures not covered by warranty. These devices are
sensitive to electrostatic discharge; follow proper IC Handling Procedures.
10. OPERATING CONDITIONS
Condition
Symbol
Min Value
Analogue supplies range
VDDA
Digital supply range (Buffer)
Digital supply range (Core)
Typical
Value
Max Value
Units
2.701
3.60
V
VDDB
1.712
3.60
V
VDDC
1.712
3.60
V
LDO supply range
LDOVIN
4.50
5.50
V
Ground
VSSD
VSSA1
VSSA2
0
V
Note 1 : VDDA ≥ VDDB
Note 2 : VDDB ≥ VDDC
Note3: When Using PLL, VDDA ≥ 2.7V and VDDC ≥ 1.9V
NAU8502 Datasheet Rev2.5
Page 12 of 93
Aug, 2018
ELECTRICAL CHARACTERISTICS
VDDC = +1.8V, VDDA = VDDB = 3.3V, LDOVIN = +5V, TA = +25oC, 1kHz signal, fs = 48kHz, 24-bit audio data
unless otherwise stated.
Parameter
Symbol
Comments/Conditions
Min
Typ
Max
Units
Analog to Digital Converter (ADC)
Full scale input signal 1
Signal-to-noise ratio
Total harmonic distortion
2
Channel separation at 0dB gain
VINFS
PGABST = 0dB
PGAGAIN = 0dB
SNR
Gain = 0dB, A-weighted
THD+N
tbd
1.0
0
Vrms
dBV
90
dB
Input = -3dB FS input
-80
1kHz input signal
100
tbd
dB
dB
Microphone Inputs (MIC1P, MIC1N, MIC2P, MIC2N, P1IN, P2IN) and Programmable Gain Amplifier (PGA)
Programmable gain
Programmable gain step size
-12
Guaranteed Monotonic
35.25
dB
0.75
dB
110
dB
1.6
47
75
kΩ
kΩ
kΩ
10
pF
0 to 20kHz, Gain set to
35.25dB
120
µV
First stage PGA gain (single
ended on MIC1P MIC2P)
Boost = 00
Boost = 01
Boost = 10
Boost = 11
13
18
28
33
dB
dB
dB
dB
First stage PGA input
resistance (single ended on
MIC1P MIC2P)
LDC/RDC=1
LDC/RDC=0
500
kΩ
kΩ
PGA Gain=10.8dB
Boost=00
5.4
kΩ
PGA Gain=16.8dB
Boost=01
3
kΩ
PGA Gain=27.6dB
Boost=10
955
Ω
PGA Gain=32.8dB
Boost=11
537
Ω
7
nV / √Hz
2.2
uV rms
Mute Attenuation
PGA Input resistance in single
ended mode (P1IN P2IN)
PGA Gain = 35.25dB
PGA Gain = 0dB
PGA Gain = -12dB
Input capacitance
PGA equivalent input noise
First Stage PGA Amplifier
First stage PGA Microphone
Input resistance (differential
mode MIC1/2P MIC1/2N)
PGA1 equivalent input noise
Input referred Noise
voltage at 1KHz +28db
At 20~20Khz, 28db
NAU8502 Datasheet Rev2.5
Page 13 of 93
5000
Aug, 2018
Parameter
Symbol
PGA1 Signal to Noise ratio (Aweighted)
Total Harmonic Distortion
Comments/Conditions
Min
Typ
Max
Units
At 20~20K, Vdda=2.7
28db
85
dB
At 20~20K, Vdda=3.3
28db
94
dB
Gain=13db, Vdda=3.3
-80
0.01
dB
%
Line Input to boost/mixer gain
-12
Line Input step size to
boost/mixer
6
dB
3
dB
0.50, 0.60,0.65, 0.70,
0.75, 0.85, or 0.90
VDDA
VDDA
3
mA
1kHz to 20kHz
14
nV/√Hz
LDOVIN=5V
LDOENABLE>1.8V
C=1uF ESR1.8V
C=1uF ESR5000
18
500
>5000
28
500
>5000
33
500
>5000
Table 3: Microphone Non-Inverting Input Impedances
When the associated control bit of LMICP2INPPGA, RMICP2INPPGA, LMICN2BVREF and RMICN2BVREF are set
to logic = 0, the positive microphone input pins are connected to a resistor of approximately 40kΩ which is tied to
VREF. The purpose of the tie to VREF is to reduce any pop or click sound by keeping the DC level of the MIC+ pin
close to VREF at all times.
11.1.2
Negative Microphone Inputs (MIC1N MIC2N)
The negative microphone inputs (MIC1N, MIC2N) have two distinctive configuration; differential input or single ended
input. These inputs multiplex to the negative terminal of the PGA gain amplifier by setting LMICN2INPPGA1 (0x4B[1])
or RMICN2INPPGA1 (0x4C[1]) to HIGH. When the MIC1N, MIC2N are used as a single ended input, MIC1P MIC2P
should be connected to VMID by setting LMICP2INPPGA, RMICP2INPPGA, LMICN2BVREF and RMICN2BVREF to
LOW. The P1IN, P2IN input signals can also be mixed with the MIC1N MIC2N input signals by setting
LMIC2_2INPPGA1 (0x4B[2]) and RMIC2_2INPPGA1 (0x4C[2]) to HIGH.
By setting LMICN2INPPGA1 and
RMICN2INPPGA1 to LOW, the pins of MIC1N and MIC2N internally connect to a resistor of approximately 30kΩ that’s
tied to VREF. The purpose of the tie to VREF is to reduce any pop or click sound by keeping the DC level of the MICpin close to VREF at all times. It is important for a system designer to know that the MIC1N and MIC2N input
impedances vary as a function of the selected PGA gain. This is normal and expected for a difference amplifier type
NAU8502 Datasheet Rev2.5
Page 18 of 93
Aug, 2018
topology. The above table gives the nominal resistive impedance values for this input over the possible gain range.
Impedance for specific gain values not listed in this table can be estimated through interpolation between listed values.
In a differential configuration LMICN2INPPGA1 (0x4B[1]) or RMICN2INPPGA1 (0x4C[1]) and LMICP2INPPGA
(0x4B[0]) or RMICP2INPPGA (0x4C[0]) are set to HIGH. The gain, listed in Table 4, is less than in the MIC1P MIC2P
single-ended configuration explained in chapter 12.1.1.
MICN to inverting PGA input
MICN and MICP to inverting and non-inverting PGA inputs
Nominal Input Impedance
Gain (dB)
Impedance (kΩ)
10.8
16.83
27.65
32.8
5.373
3.021
0.955
0.537
Table 4: Microphone Inverting Input Impedances
11.1.3
The Single Ended Auxiliary Input (P1IN P2IN)
The single ended auxiliary inputs have two different paths.
•
Directly connected to the first stage Programmable Gain amplifier
•
Used in conjunction with P[1-2]OUT as AC coupled input to the second stage PGA
The second-stage PGA gain ranges from -12dB to +35.25 dB with 0.75db step.
The two paths above go through the ADC filters where the ALC loop may be used to control the amplitude of the input
signal. The device also has an internal configurable biasing circuit for biasing the microphone, reducing external
components.
When LMIC2_2INPPGA2 and RMIC2_2INPPGA2 are set to LOW, the single ended auxiliary input pins are connected
to a resistor of approximately 30kΩ which is tied to VREF. The purpose of the tie to VREF is to reduce any pop or click
sound by keeping the DC level of the P[1-2]IN pin close to VREF at all times.
MICN PIN to inverting PGA input
Nominal Input Impedance
NAU8502 Datasheet Rev2.5
Gain (dB)
Impedance (kΩ)
-12
-9
-6
-3
0
3
6
9
75
69
63
55
47
39
31
25
Page 19 of 93
Aug, 2018
MICN PIN to inverting PGA input
Nominal Input Impedance
Gain (dB)
Impedance (kΩ)
12
18
30
35.25
19
11
2.9
1.6
Table 5: Microphone Inverting Input
Impedances
11.1.4
PGA Gain Control
The two stages of PGA amplification have independent gain settings.
The first stage PGA, also called mic pre-amp or boost, is enabled by LMBE and RMBE (0x02[4] 0x03[4]). The first
stage PGA has four fixed gain settings +13dB, +18dB. +28dB, +33dB controlled by LMICBOOST (0x2[6:5]) and
RMICBOOST (0x3[6:5]). The mute registers LMBMUTE and RMBMUTE are reserved and cannot be used.
When LMBE and RMBE are disabled, the first stage PGA is automatically bypassed and routed to the input of the
second stage PGA.
The second stage PGA has a range of -12dB to +35.25dB in 0.75dB steps, controlled by INPPGALVOL (0x4D)
INPPGARVOL (0x4E). Registers LINVOL 99i and RINVOL 0x01 may also be used to set the second stage PGA gain
that are eventually mapped to INPPGALVOL and INPPGARVOL.
Second stage Input PGA gain will not take effect when ALC is enabled using register ALCEN (0xC[8:7]).
Zero crossing on the first stage PGA is enabled with LMZC (0x2[3]) and RMZC(0x3[3]).
Zero crossing on the second stage PGA is enabled with LPZC (0x2[2]) and RPZC (0x3[2]).
Addr
Bit 8
0x02
0
0x03
0
0x4D
0
0x4E
0
Bit 7
Bit 6
Bit5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
LMICBOOST
LMBE
LMZC
LPZC
0x007
RMICBOOST
RMBE
RMZC
RPZC
0x007
LMBMUTE
INPPGALVOL
0x010
RMBMUTE
INPPGARVOL
0x010
Table 6: Registers associated with Input PGA Gain Control
NAU8502 Datasheet Rev2.5
Page 20 of 93
Aug, 2018
11.2
MICROPHONE BIASING
Figure 4: Microphone Bias Schematic
The MICBIAS pin is a low-noise microphone bias source for an external microphone, which can provide a maximum of
3mA of bias current. This DC bias voltage is suitable for powering either traditional ECM (electret) type microphones,
or for MEMS types microphones with an independent power supply pin. Seven different bias voltages are available for
optimum system performance, depending on the specific application. The microphone bias pin normally requires an
external filtering capacitor as shown on the schematic in the Application section.
It has various voltage values selected by a combination of bits MICBIASM[4] address (0x5A) and MICBIASV[1:0]
address (0x06).
NAU8502 Datasheet Rev2.5
Page 21 of 93
Aug, 2018
When MICBIASM[4] is set to HIGH, low-noise is achieved by an internal resistor of approximately 200-ohms in series
with the output pin. This creates a low pass filter in conjunction with the external microphone-bias filter capacitor, but
without any additional external components.
Bit(s)
Addr
Parameter
MICBIASM
0x05A[4]
Microphone bias mode selection
MICBIASV
0x06[1:0]
Microphone bias voltage selection
Programmable Range
0=default larger cap on
micbias
1=lower cap on micbias
00 off
01 0.75*VDDA
10 0.9*VDDA
11 0.5*VDDA
Table 7: Register associated with Microphone Bias
Below are the unloaded values when MICBIASM[4] is set to 1 and 0. When loaded, the series resistor will cause the
voltage to drop, depending on the load current.
Microphone Bias Voltage Control
MICBIASV[1:0]
MICBIASM[4] = 0
MICBIASM[4]= 1
off
0
0
off
0
1
0.75* VDDA
0.70* VDDA
1
0
0.9* VDDA
0.85* VDDA
1
1
0.50* VDDA
0.50* VDDA
Table 8: Microphone Bias Voltage Control
11.3
UNUSED ANALOG I/O AND VMID SELECTION
NAU8502 Datasheet Rev2.5
Page 22 of 93
Aug, 2018
TIEOFF[5]
(0x71)
P1IN
30k
1K
LMIC2_2INPPGA2[6]
(0x4B)
MIC1N
30k
LMICN2INPPGA1[1]
(0x4B)
MIC1P
40k
LMICP2INPPGA[0]
(0x4B)
500k
LDC[1]
(0x0A)
VMID[8]
(0x06)
VREF
VMID
R
BUFIOEN[3]
(0x21)
VMIDSEL[3:2]
(0x0A)
VREF[7]
(0x06)
R
SHORTBUFL[6]
(0x71)
VMID[8]
(0x06)
0x6A[8]
0x6B[2:0]
Figure 5 Tie-off Options
In audio and voice systems, any time there is a sudden change in voltage to an audio signal, an audible pop or click
sound may be the result. Systems that change input and output configurations dynamically, or which are required to
manage low power operation, need special attention to possible pop and click situations. The NAU8502 includes many
features which may be used to greatly reduce or eliminate pop and click sounds. The most common cause of a pop or
click signal is a sudden change to an input or output voltage. This may happen in either a DC coupled system, or in an
AC coupled system.
The strategy to control pops and clicks is similar for either a DC coupled system, or an AC coupled system. The case
of the AC coupled system is the most common and the more difficult situation, and therefore, the AC coupled case will
be the focus for this information section. When an input or output pin is being used, the DC level of that pin will be very
close to half of the VDDA voltage that is present on the VMID pin. In all cases, any input or output capacitors will
become charged to the operating voltage of the used input or output pin. The goal to reduce pops and clicks is to insure
that the charge voltage on these capacitors does not change suddenly at any time.
In order to use the tie-off on the VREF buffer REGENABLE[8] 0x71 must be set to 1.
When an input or output is in a not-used operating condition, it is desirable to keep the DC voltage on that pin at the
same voltage level as the DC level of the used operating condition. This is accomplished using special internal DC
NAU8502 Datasheet Rev2.5
Page 23 of 93
Aug, 2018
voltage sources that are at the required DC values. When an input or output is in the not-used condition, it is connected
to the correct internal DC voltage as not to have a pop or click. This type of connection is known as a “tie-off” condition.
Outputs will automatically be tied to the VMID voltage value. The input pullups are connected to BUFIOEN[3] address
(0x21) buffer with a voltage source (VMID). The output pullups can be connected to the same buffer.
Automatic internal logic determines whether an input or output pin is in the used or un-used condition. This logic function
is always active. An output is determined to be in the un-used condition when it is in the disabled unpowered condition,
as determined by the power management registers. An input is determined to be in the un-used condition when all
internal switches connected to that input are in the “open” condition.
11.4
DIGITAL MICROPHONE
The digital microphone interface is enabled by setting register EN_DIG_MIC_L (0x68[4]) or EN_DIG_MIC_R
(0x68[5]). NAU8502 can support up to two digital microphones through pin MIC1P. When pin MIC1N is configured
as DM_CLK output, NAU8502 will generate a clock signal in the range of 1-4Mhz to support the digital microphone
operation. Volume control for the digital microphone can be set in two ways. If ALCEN (0xC) is off, volume control
for the digital microphone is provided by ADCVOLL (0x2f) and ADCVOLR(0x30). If ALCEN is on, volume control is
set by the ALC registers in address 0xC.
MCLK
DM_CLK
DMIC1
(Left Channel)
DATA1
HI-Z
DATA1
DMIC2
(Right Channel)
HI-Z
DATA2
HI-Z
DM_IN
(swap_dm_dfe
(0x68[6] = 0)
DATA1
DATA2
DATA1
DATA1
DATA2
DM_IN
(swap_dm_dfe
(0x68[6] = 1)
DATA2
Figure 6 Digital Microphone Waveforms
NAU8502 Datasheet Rev2.5
Page 24 of 93
Aug, 2018
11.5
ADC DIGITAL FILTER BLOCK
ADC Digital Filters
ADC
Digital
Decimator
Digital
Filter
/
Gain
High
Pass
Filter
Notch
Filter
Digital
Audio
Interface
Figure 7: ADC Digital Filter Path Block Diagram
The ADC digital filter block performs a 24-bit signal processing. The block consists of an oversampled analog sigmadelta modulator, digital decimator, digital filter, high pass filter, and a notch filter. The oversampled analog sigma-delta
modulator provides a bit stream to the decimation stages and filter. The ADC coding scheme is in twos-complement
format and the full-scale input level is proportional to VDDA. With a 3.3V supply voltage, the full-scale level is 1.0VRMS
and any voltage greater than full scale may overload the ADC and cause distortion. The ADC is enabled by setting
ADL[3] and ADR[2] in address (0x06) to HIGH. Polarity and oversampling rate of the ADC output signal can be changed
by POLARITY[6:5] address (0x05) and ADCOSR[3] address (0x2E) respectively.
Bit(s)
Addr
Parameter
POLARITY[6:5]
0x05
ADC Polarity
ADCOSR[3]
0x2E
ADC Over Sample
Rate
Programmable Range
00 no inversion on ADC data
01 Left (1) inverted
10 Right (2) inverted
11 both inverted
0=64x (Lowest power)
1=128x (best SNR at typical condition)
ADCHPD[0]
0x05
High Pass Filter
Disable
0 = Enable
1 = Disable
HPFAPP[7]
0x2E
Audio or Application Mode
0 = Audio (1st order, fc ~ 3.7 Hz)
1 = Application (2nd order, fc = HPFCUT)
HPFCUT[6:4]
0x2E
High Pass Filter frequencies
82 Hz to 612 Hz dependant on the sample
rate
ADL[3]
0x02
Enable Left Channel ADC
0 = Disable
1 = Enable
ADR[2]
0x02
Enable Right Channel ADC
0 = Disable
1 = Enable
SMPLR[3:1]
0x27
Sample rate
8k Hz to 48 kHz
NAU8502 Datasheet Rev2.5
Page 25 of 93
Aug, 2018
Table 9: Register associated with ADC
11.5.1
Programmable High Pass Filter (HPF)
The high pass filter (HPF) has two different modes that it can operate in either Audio or Application mode HPFAPP[7]
address (0x2E). In Audio Mode (HPFAPP=0) the filter is first order, with a cut-off frequency of 3.7kHz. In Application
mode (HPFAPP=1) the filter is second order, with a cut-off frequency selectable via the HPFCUT[6:4] register bits.
Cut-off frequency of the HPF depends on sample frequency selected by SMPLR[3:1] address (0x27). The HPF is
enabled by setting ADCHPD[0] address (0x05) to LOW. Table below shows the cut-off frequencies with different
sampling rate.
HPFCUT[6:4]
SMPLR=101/100
11.025
12
8
fs (kHz)
SMPLR=011/010
16
22.05
24
SMPLR=001/000
32
44.1
48
000
82
113
122
82
113
122
82
113
122
001
102
141
153
102
141
153
102
141
153
010
131
180
156
131
180
156
131
180
156
011
163
225
245
163
225
245
163
225
245
100
204
281
306
204
281
306
204
281
306
101
261
360
392
261
360
392
261
360
392
110
327
450
490
327
450
490
327
450
490
111
408
563
612
408
563
612
408
563
612
Table 10: High Pass Filter Cut-off Frequencies (HPFAM=1)
11.5.2
Programmable Notch Filter (NF)
Each ADC is optionally supported by a notch filter in the digital output path. Filter operation and settings are always
the same for both left and right channels. A notch filter is useful to filter out a very narrow band of audio frequencies in
a stop band around a given center frequency. The notch filter is enabled by setting NFCEN (0x3B[7]) to 1. The center
frequency is programmed by setting registers 0x3B, 0x3C, 0x3D, and 0x3E, bits 0 to 6 (NFA0[13:7], NFA0[6:0],
NFA1[13:7], NFA1[6:0]), with two’s complement coefficient values calculated using Table 12.
Registers that affect operation of the notch filter are:
0x3B
Notch filter enable/disable
0x3B
Notch filter a0 coefficient high order bits and update bit
0x3C
Notch filter a0 coefficient low order bits and update bit
0x3D
Notch filter a1 coefficient high order bits and update bit
0x3E
Notch filter a1 coefficient low order bits and update bit
Important: The register update bits are write-only bits. The update bit function is important so that all filter coefficients
actively being used are changed simultaneously, even though these register values must be written sequentially. When
there is a write operation to any of the filter coefficient settings, but the update bit is not set (value = 0), the value is
NAU8502 Datasheet Rev2.5
Page 26 of 93
Aug, 2018
stored as pending for the future, but does not go into effect. When there is a write operation to any coefficient register,
and the update bit is set (value = 1), then the new value in the register being written is immediately put into effect, and
any pending coefficient value is put into effect at the same time.
Coefficient values are in the form of 2’s-complement integer values, and must be calculated based upon the desired
filter properties. The mathematical operations for calculating these coefficients are detailed in the following table.
Addr
Bit 8
Bit 7
Bit 6
Bit5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
0x3B
NFCU
NFCEN
NFCA0[13:7]
0x000
0x3C
NFCU
0
NFCA0[6:0]
0x000
0x3D
NFCU
0
NFCA1[13:7]
0x000
0x3E
NFCU
0
NFCA1[6:0]
0x000
Table 11: Registers associated with Notch Filter Function
A0
Coefficient
A1
2 π fb
1 − tan
2 fs
2 π fb
1 + tan
2 fs
− (1 + A0 )
2 π fc
x cos
fs
Notation
Register Value (DEC)
fc = center frequency (Hz)
fb = -3dB bandwidth (Hz)
fs = sample frequency
(Hz)
NFCA0 = -A0 x 213
NFCA1 = -A1 x 212
(then convert to 2’s
complement)
Table 12: Equations to Calculate Notch Filter Coefficients
11.5.3
Digital ADC Gain Control
The digital ADC can be muted by setting “0000 0000” to ADCVOLL[7:0] address (0x2F) for the left channel or
ADCVOLR[7:0] address (0x30) for the right channel. Any other combination digitally attenuates the ADC output signal
in the range -127dB to 0dB in 0.5dB increments]. The gain setting takes effect only when the update bit in the MSB of
the gain register is set.
Addr
Name
Bit 8
Bit 7
Bit 6
Bit5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
0x2F
ADCG
ADCVU ADCVOLL
0x0FF
0x30
ADCG
ADCVU ADCVOLR
0x0FF
Table 13: Register associated with ADC Gain
11.6 EQUALIZER
The NAU8502 includes a 5-band graphic equalizer with low distortion, low noise, and wide dynamic range. The
equalizer is applied to both left and right channels. Registers that affect operation of the 5-Band Equalizer are:
0x32
Band 1 gain control and cut-off frequency
0x33
Band 2 gain control, center cut-off frequency, and bandwidth
0x34
Band 3 gain control, center cut-off frequency, and bandwidth
0x35
Band 4 gain control, center cut-off frequency, and bandwidth
0x36
Band 5 gain control and cut-off frequency
NAU8502 Datasheet Rev2.5
Page 27 of 93
Aug, 2018
Each of the five equalizer bands is independently adjustable for maximum system flexibility, and each offers up to 12dB
of boost and 12dB of cut with 1dB resolution. The high and the low bands are shelving filters (high-pass and low-pass,
respectively), and the middle three bands are peaking filters. Details of the register value settings are described below.
Response curve examples are provided in the Appendix of this document.
Register
Value
00
01
10
11
1 (High Pass)
Register 18
Bits 5 & 6
EQ1CF
80Hz
105Hz
135Hz
175Hz
Equalizer Band
3 (Band Pass)
Register 20
Bits 5 & 6
EQ3CF
650Hz
850Hz
1.1kHz
1.4kHz
2 (Band Pass)
Register 19
Bits 5 & 6
EQ2CF
230Hz
300Hz
385Hz
500Hz
4 (Band Pass)
Register 21
Bits 5 & 6
EQ4CF
1.8kHz
2.4kHz
3.2kHz
4.1kHz
5 (Low Pass)
Register 22
Bits 5 & 6
EQ5CF
5.3kHz
6.9kHz
9.0kHz
11.7kHz
Table 14: Equalizer Center/Cutoff Frequencies
Register Value
Binary
Hex
00000
00h
00001
01h
00010
02h
---01100
0Ch
01101
17h
---11000
18h
11001 to 11111
19h to 1Fh
Gain
Registers
+12db
+11dB
+10dB
Increments 1dB per step
0dB
-11dB
Increments 1dB per step
-12dB
Reserved
Bits 0 to 4
in registers
18 (EQ1GC)
19 (EQ2GC)
20 (EQ3GC)
21 (EQ4GC)
22 (EQ5GC)
Table 15: Equalizer Gains
11.7 PROGRAMMABLE GAIN AMPLIFIER (PGA)
The NAU8502 has a programmable gain amplifier (PGA) which controls the gain such that the signal level of the PGA
remains substantially constant as the input signal level varies within a specified dynamic range. The Automatic Level
Control (ALC) can operate in either normal mode or limiter mode.
The Automatic Level Control (ALC) seeks to control the PGA gain in response to the amplitude of the input signal such
that the PGA output maintains a constant envelope. A digital peak detector monitors the input signal amplitude and
compares it to a register defined threshold level ALCSL[3:0] address (0x0C).
11.7.1 Automatic level control (ALC)
NAU8502 Datasheet Rev2.5
Page 28 of 93
Aug, 2018
The ALC seeks to control the PGA gain such that the PGA output maintains a constant envelope. This helps to prevent
clipping at the input of the sigma delta ADC while maximizing the full dynamic range of the ADC. The ALC monitors
the output of the ADC, measured after the digital decimator has converted it to 1.23 fixed-point formats. The ADC
output is fed into a peak detector, which updates the measured peak value whenever the absolute value of the input
signal is higher than the current measured peak. The measured peak gradually decays to zero unless a new peak is
detected, allowing for an accurate measurement of the signal envelope. Based on a comparison between the measured
peak value and the target value, the ALC block adjusts the gain control, which is fed back to the PGA.
Rate Convert/ Decimator
Input
Pin
PGA
ADC
Sinc
Filter
Digital
Decimator
Digital
Filter
ALC
Figure 8: ALC Block Diagram
The ALC is enabled by setting ALCEN[8:7] address (0x0C) bit HIGH. The ALC has two functional modes, which is set
by ALCMODE[5] address (0x0D).
Normal mode (ALCMODE = LOW)
Peak Limiter mode (ALCMODE = HIGH)
When the ALC is disabled, the input PGA remains at the last controlled value of the ALC. An input gain update must
be made by writing to the PGAGAIN[5:0] address (0x4D). A digital peak detector monitors the input signal amplitude
Output Level
and compares it to a register defined threshold level ALCSL[3:0] address (0x0C).
Input < noise
gate threshold
ALC operation range
Target ALCSL -6dB
Gain (Attenuation) Clipped
at ALCMNGAIN -12dB
+33 dB
PGA Gain
0 dB
-12 dB
ALCNEN = 1
ALCNTH = -39dB
MIC Boost Gain = 0dB
ALCSL = -6dB
ALCMNGAIN = -12dB
ALCMXGAIN = +35.25dB
-39dB
-39dB
-6dB +6dB
Input Level
Figure 9: ALC Response Graph
NAU8502 Datasheet Rev2.5
Page 29 of 93
Aug, 2018
The registers listed in the following section allow configuration of ALC operation with respect to:
ALC target level
Gain increment and decrement rates
Minimum and maximum PGA gain values for ALC operating range
Hold time before gain increments in response to input signal
Inhibition of gain increment during noise inputs
Limiter mode operation
Bit(s)
Addr
Parameter
Programmable Range
ALCMINGAIN[7:5]
0x0B
Minimum Gain of PGA
Range: -12dB to +30dB @ 6dB increment
Range:
ALCTABLESEL = 0:
-28.5dB to -6dB @ 1.5dB increment
ALCTABLESEL = 1
-22.5dB to -1.5dB @ 1.5dB increment
ALCSL[3:0]
0x0C
ALC Target
ALCMAXGAIN[6:4]
0x0C
Maximum Gain of PGA
Range: -6.75dB to +35.25dB @ 6dB increment
ALCEN[8:7]
0x0C
Enable ALC function
00 = ALC disabled
01 = Right channel ALC enabled
10 = Left channel ALC enabled
11 = Both channels ALC enabled
ALCHLD[3:0]
0x0D
ALC Hold Time
Range: 0ms to 1s, time doubles with every step)
ALCZCE[4]
0x0D
ALC Zero Crossing
0 = Disable
1 = Enable
ALCMODE[5]
0x0D
ALC Select
ALCATK[3:0]
0x0E
ALC Attack time
ALCDCY[7:4]
0x0E
ALC Decay time
ALCTABLESEL[8]
0x66
ALCTABLESEL
0 = ALC mode
1 = Limiter mode
ALCMODE
=0 - Range: 125us to 128ms
=1 - Range: 31us to 32ms (time doubles with every step)
Note: parameters refer to time to update one 0.75 dB
step
ALCMODE
=0 - Range: 500us to 512ms
=1 - Range: 125us to 128ms (Both ALC time doubles
with every step)
Note: parameters refer to time to update one 0.75 dB
step
0 = ALCSL range -28.5:-6dB
1 = ALCSL range -22.5:-1.5 dB
Table 16: Registers associated with ALC Control
The operating range of the ALC is set by ALCMAXGAIN[6:4] address (0x0C) and ALCMINGAIN[7:5] address (0x0B)
bits such that the PGA gain generated by the ALC is between the programmed minimum and maximum levels. When
the ALC is enabled, the PGA gain setting from INPPGAVOLL and INPPGAVOLR (0x4D and 0x4E) has no effect.
NAU8502 Datasheet Rev2.5
Page 30 of 93
Aug, 2018
In Normal mode, the ALCMXGAIN bits set the maximum level for the PGA in the ALC mode but in the Limiter mode
ALCMXGAIN has no effect because the maximum level is set by the initial PGA gain setting upon enabling of the ALC.
ALCMAXGAIN
Maximum Gain (dB)
ALCMINGAIN
Minimum Gain (dB)
111
110
35.25
29.25
000
001
-12
-6
ALC Max Gain Range 35.25dB to -6dB @
6dB increments
001
000
ALC Min Gain Range -12dB to 30dB @
6dB increments
-0.75
-6.75
110
111
24
30
Table 17: ALC Maximum and Minimum Gain Values
11.7.1.1 Normal Mode
Normal mode is selected when ALCMODE[5] address (0x0D) is set LOW and the ALC is enabled by setting either of
the ALCEN[8:7] bits address (0x0C) HIGH. This block adjusts the PGA gain setting up and down in response to the
input level. A peak detector circuit measures the envelope of the input signal and compares it to the target level set
by ALCSL[3:0] address (0x0C). The ALC increases the gain when the measured envelope is less than (target –
1.5dB) and decreases the gain when the measured envelope is greater than the target. The following waveform
illustrates the behavior of the ALC.
PGA Input
PGA Output
PGA Gain
Figure 10: ALC Normal Mode Operation
11.7.1.2 ALC Hold Time (Normal mode Only)
The hold parameter ALCHT[3:0] address (0x0D) configures the time between detection of the input signal envelope
being outside of the target range and the actual gain increase.
NAU8502 Datasheet Rev2.5
Page 31 of 93
Aug, 2018
Input signals with different characteristics (e.g., voice vs. music) may require different settings for this parameter for
optimal performance. Increasing the ALC hold time prevents the ALC from reacting too quickly to brief periods of
silence such as those that may appear in music recordings; having a shorter hold time, on the other hand, may be
useful in voice applications where a faster reaction time helps to adjust the volume setting for speakers with different
volumes. The waveform below shows the operation of the ALCHT parameter.
PGA Input
PGA Output
PGA Gain
Hold Delay
Change
Figure 11: ALC Hold Time
11.7.1.3 Peak Limiter Mode
Peak Limiter mode is selected when ALCMODE[5] address (0x0D) is set to HIGH and the ALC is enabled by setting
ALCEN[8:7] address (0x0C). In limiter mode, the PGA gain is constrained to be less than or equal to the gain setting
at the time the limiter mode is enabled. In addition, attack and decay times are faster in limiter mode than in normal
mode as indicated by the different lookup tables for these parameters for limiter mode. The following waveform
illustrates the behavior of the ALC in Limiter mode in response to changes in various ALC parameters.
PGA Input
PGA
Output
PGA Gain
Limiter
Enabled
Figure 12: ALC Limiter Mode Operations
NAU8502 Datasheet Rev2.5
Page 32 of 93
Aug, 2018
When the input signal exceeds 87.5% of full scale, the ALC block ramps down the PGA gain at the maximum attack
rate (ALCATK=0000) regardless of the mode and attack rate settings until the ADC output level has been reduced
below the threshold. This limits ADC clipping if there is a sudden increase in the input signal level.
11.7.1.4 Attack Time
When the absolute value of the ADC output exceeds the level set by the ALC threshold, ALCSL[3:0] address (0x0C),
attack mode is initiated at a rate controlled by the attack rate register ALCATK[3:0] address (0x0E). The peak detector
in the ALC block loads the ADC output value when the absolute value of the ADC output exceeds the current measured
peak; otherwise, the peak decays towards zero, until a new peak has been identified. This sequence is continuously
running. If the peak is ever below the target threshold, then there is no gain decrease at the next attack timer time; if it
is ever above the target-1.5dB, then there is no gain increase at the next decay timer time.
11.7.1.5 Decay Times
The decay time ALCDCY[7:4] address (0x0E) is the time constant used when the gain is increasing. In limiter mode,
the time constants are faster than in ALC mode.
11.7.1.6 Noise gate (normal mode only):
A noise gate is used when there is no input signal or the noise level is below the noise gate threshold. The noise gate
is enabled by setting NGAT[0] address (0x0B) to HIGH. It does not remove noise from the signal. The noise gate
threshold NGTH[4:2] address (0x0B) is set to a desired level so when there is no signal or a very quiet signal (pause),
which is composed mostly of noise, the ALC holds the gain constant instead of amplifying the signal towards the target
threshold. The noise gate only operates in conjunction with the ALC (ALCEN[8:7] 0x0C) and ONLY in Normal mode.
The noise gate flag is asserted when
(Signal at ADC – PGA gain – MIC Boost gain) < ALCNTH (ALC Noise Gate Threshold) (dB)
Levels at the extremes of the range may cause inappropriate operation, so care should be taken when setting up the
function.
PGA Input
PGA Output
PGA Gain
Figure 13: ALC Operation with Noise Gate disabled
NAU8502 Datasheet Rev2.5
Page 33 of 93
Aug, 2018
PGA Input
Noise Gate Threshold
PGA Output
PGA Gain
Figure 14: ALC Operation with Noise Gate Enabled
11.7.2
Zero Crossing
The PGA gain comes from either the ALC block when it is enabled or from the PGA gain register setting when the ALC
is disabled. Zero crossing detection may be enabled to cause PGA gain changes to occur only at an input zero crossing.
Enabling zero crossing detection limits clicks and pops that may occur if the gain changes while the input signal has a
high volume.
There are two zero crossing detection enables:
Register ALCZCE[8] address (0x0D) – is only relevant when the ALC is enabled.
Register PGAZC[2] address (0x02, 0x03) – is only relevant when the ALC is disabled.
If the zero crossing function is enabled (using either register) and SLOWCLKEN[0] address (0x27) is asserted, the
zero cross timeout function may take effect. If the zero crossing flag does not change polarity within 0.25 seconds of
a PGA gain update (either via ALC update or PGA gain register update), then the gain will update. This backup system
prevents the gain from locking up if the input signal has a small swing and a DC offset that prevents the zero crossing
flag from toggling.
The slow clock timer at address 0x27[0] controls features that happen over a relatively long period of time. This enables
the NAU8502 to implement long time-span features without any host/processor management or intervention. The Slow
clock timer is initialized in the disabled state but is automatically asserted when zero crossing is enabled.
NAU8502 Datasheet Rev2.5
Page 34 of 93
Aug, 2018
The slow clock timer rate is derived from MCLK using an integer divider that is compensated for the sample rate as
indicated by the register address (0x08/0x27). If the sample rate register value precisely matches the actual sample
rate, then the internal slow clock timer rate will be a constant value of 128ms. If the actual sample rate is, for example,
44.1kHz and the sample rate selected in register 0x27 is 48kHz, the rate of the slow clock timer will be approximately
10% slower in direct proportion of the actual vs. indicated sample rate. This scale of difference should not be important
in relation to the dedicated end uses of the slow clock timer.
11.8 GPIO
There are three GPIO pins can be used for;
Addr
D8
D7
D6
D5
D4
D3
0x29
GPIO_PS[2:0]
GPIO_PE[2:0]
0x2A
GPIO3_OUT_SEL[2:0]
GPIO2_OUT_SEL[2:0]
0x2B
0x2C
D2
D1
0x2D
Default
GPIO_OE[2:0]
0x000
GPIO1_OUT_SEL[2:0]
0x000
GPIO3_IN
INT_POL
D0
GPIO2_IN
GPIO1_IN
Clip2_INTE Clip1_INTE GPIO3_INTE GPIO2_INTE GPIO1_INTE
Clip2_INT Clip1_INT GPIO3_INT GPIO2_INT GPIO1_INT 0x000
Table 18: General Purpose Control
GPIO_OE[2:0] is used to configure the GPIO1, GPIO2, GPIO3 as input or output pins.
If GPIO_OE[2]=1 GPIO3 is configured as output pin.
If GPIO_OE[2]=0 GPIO3 is not configure as input or output pin. See register 0x5A[0] to configure as input pin.
If GPIO_OE[1]=1 GPIO2 is configured as output pin.
NAU8502 Datasheet Rev2.5
Page 35 of 93
Aug, 2018
If GPIO_OE[1]=0 GPIO2 is configure as input pin.
If GPIO_OE[0]=1 GPIO1 is configured as output pin.
If GPIO_OE[0]=0 GPIO1 is configure as input pin.
GPIO_PE[2:0] is used for GPIO3, GPIO2, GPIO1 pull up/down enable. It is functional only when the GPIO is set to
input pin.
GPIO_PS[2:0] is used for GPIO3, GPIO2, GPIO1 pull up/down select. If a GPIO’s OE=0, PE=1, PS=1, it is weak pulled
up. If a GPIO’s OE=0, PE=1, PS=0, it is weak pulled down.
GPIOX_OUT_SEL[2:0] (where X=1,2,3 for GPIO1, GPIO2, GPIO3) is used as GPIO output function MUX select, when
this GPIO is set as output pin.
GPIOX_OUT_SEL
000
001
010
011
100
101
110
111
GPIO Output function
Output 0
Output 1
Output PLL Clock
Output PLL Lock
Output MCLK_PIN
Output INT/INTB(note)
Output I2S Master FS
Output I2S Master BCLK
Table 19: General Purpose I/O Output Select
Note: when INT_POL=1, output INTB (low active interrupt), when INT_POL=0, output INT (high active interrupt)
GPIOX_INTE (where X=1,2,3 for GPIO1, GPIO2, GPIO3) is used as GPIO pin trigger interrupt enable.
GPIOX_INT (where X=1,2,3 for GPIO1, GPIO2, GPIO3) is used as GPIO trigger interrupt flag.
When GPIOX_INTE is 1 and GPIOX_OE=0, is a rising or falling edge happen, INT/INTB will be asserted (if one of
GPIO out is set to select INT/INTB out), user should read REG0x2D (interrupt flags) to check which GPIO is generating
Interrupt. Write 1 to corresponding interrupt flag bit will clear the interrupt. Then, the interrupt flag will be cleared and
INT pin will be reset.
REG0x2B bit 2, bit 1, bit 0, can be read through I2C or SPI to check the status the GPIO3, GPIO2, GPIO1 input level.
NAU8502 Datasheet Rev2.5
Page 36 of 93
Aug, 2018
11.9 Clock Generation Circuit
The PLL is fully programmable.
PLLA
Any
frequencies
from 8MHz
to 27MHz
Output frequency
depends on the
PLL registers
setting below
PLLB
Choose frequency coefficient A or
coefficient B with PLLREGSEL 0x4F[5]
Figure 15: PLL and Clock Select Circuit
ADCOSR[3]
(0x2E)
fPLL
PLLMCLK[4]
(0x44)
f1
MCLK
f/2
PLL1
R=f2/f1
f2
MCLKSEL[7:5]
(0x26)
f/
N
f/4
f/
N
IMCLK
CLKM[8]
(0x26)
PLL BLOCK
BCLKSEL[4:2]
(0x26)
…
GPIO[3:1]
GPIOX_OUT_SEL[8:6
or 5:3 or 2:0]
(0x2A) where X=1,2,3
ADC
f/
N
GPIO_PLLDIV[5:4]
(0x28)
Digital
Audio
Interface
IMCL
K/N
IMCL
K/256
MS[6]
(0x07)
FS
BCLK
The 8502 has two clock modes that support the ADC converter. It can accept external clocks in the slave mode, or in
the master mode, it can generate the required clocks from an external reference frequency using an internal PLL (Phase
Locked Loop). The internal PLL is a fractional type scaling PLL, and therefore, a very wide range of external reference
frequencies can be used to create accurate audio sample rates.
Separate from this ADC clock subsystem, audio data are clocked to and from the 8502 by means of the control logic
described in the Digital Audio Interfaces section. The Frame Sync (FS) and Bit Clock (BCLK) pins in the Digital Audio
Interface manage the audio bit rate and audio sample rate for this data flow.
NAU8502 Datasheet Rev2.5
Page 37 of 93
Aug, 2018
It is important to understand that the Digital Audio Interface does not determine the sampling rate for the ADC data
converters, and instead, this rate is derived exclusively from the Internal Master Clock (IMCLK). It is therefore a
requirement that the Digital Audio Interface and data converters be operated synchronously, and that the FS, BCLK,
and IMCLK signals are all derived from a common reference frequency.
If these three clock signals are not
synchronous, audio quality will be reduced.
The IMCLK is always exactly 256 times the sampling rate of the data converters. IMCLK is output from the Master
Clock Prescaler. The prescaler reduces by an integer division factor the input frequency input clock. The source of this
input frequency clock is either the external MCLK pin, or the output from the internal PLL Block.
In Master Mode, the IMCLK signal is used to generate FS and BCLK signals that are driven onto the FS and BCLK
pins and input to the Digital Audio Interface. FS is always IMCLK/256 and the duty cycle of FS is automatically adjusted
to be correct for the mode selected in the Digital Audio Interface. The frequency of BCLK may optionally be divided to
optimize the bit clock rate for the application scenario.
In Slave Mode, there is no connection between IMCLK and the FS and BCLK pins. In this mode, FS and BCLK are
strictly input pins, and it is the responsibility of the system designer to ensure that FS, BCLK, and IMCLK are
synchronous and scaled appropriately for the application.
Addr
D8
0x07
0x26
CLKM
D7
D6
SDODIS
MS
D5
D4
D3
FSP
MCLKSEL[2:0]
D2
D1
WLEN
FORMAT
BCLKSEL[2:0]
0x27
PLLEN
SMPLR[3:1]
0x44
PLLMCLK
0x45
D0
Default
0A
0x140
SLOWCLKEN
PLLN_A[3:0]
0x000
0x008
PLLK_A[23:18]
0x00C
0x46
PLLK_A[17:9]
0x093
0x47
PLLK_A[8:0]
0x0E9
0x44
PLLREGSEL
PLLMCLK
0x45
PLLN_B[3:0]
0x008
PLLK_B[23:18]
0x00C
0x46
PLLK_B[17:9]
0x093
0x47
PLLK_B[8:0]
0x0E9
Table 20: Registers associated with PLL
11.9.1
Phase Locked Loop (PLL) General Description
The PLL may be optionally used to multiply an external input clock reference frequency by a high resolution fractional
number. To enable the use of the widest possible range of external reference clocks, the PLL block includes an optional
divide-by-two prescaler for the input clock, a fixed divide-by-four scaler on the PLL output, and an additional
programmable integer divider that is the Master Clock Prescaler.
NAU8502 Datasheet Rev2.5
Page 38 of 93
Aug, 2018
The high resolution fraction for the PLL is the ratio of the desired PLL oscillator frequency (f2), and the reference
frequency at the PLL input (f1). This can be represented as R = f2/f1, with R in the form of a decimal number:
xy.abcdefgh. To program the NAU8502, this value is separated into an integer portion (“xy”), and a fractional portion,
“abcdefgh”. The fractional portion of the multiplier is a value that when represented as a 24-bit binary number (stored
in three 9-bit registers on the NAU8502), very closely matches the exact desired multiplier factor.
To keep the PLL within its optimal operating range, the integer portion of the decimal number (“xy”), must be any of the
following decimal values: 6, 7, 8, 9, 10, 11, or 12. The input and output dividers outside of the PLL are often helpful to
scale frequencies as needed to keep the “xy” value within the required range. Also, the optimum PLL oscillator
frequency is in the range between 90MHz and 100MHz, and thus, it is best to keep f2 within this range.
In summary, for any given design, choose:
Equations
Description
IMCLK = (256) * (desired codec
sample rate)
IMCLK = desired Master Clock
f2 = (4 * P * IMCLK)
where P is the divider ratio in register
MCLKSEL[7:5]
optimal f2: 90MHz< f2 600 uA
161k/595k < 100 uA
5.6K => 600 uA
161k/595k < 100 uA
VMID[8]
0x06
VMIDSEL[1:0]
0x0A
BUFIOEN[2]
0x21
100 uA
BIASEN[3]
0x21
300 uA
MICBIAS[1:0]
0x06
500 uA
PLLEN[5]
0x26
1.4 mA Clocks Applied
ADL[3]
0x06
ADR[2]
0x06
PGL[5]
0x06
200 uA
PGR[4]
0x06
200 uA
LMBE[4]
0x02
200 uA
RMBE[4]
0x03
200 uA
x64 --- 2.6mA ADCOSR= 0 =>lower current
x128--- 4.9mA ADCOSR= 1 =>higher curren
x64---2,6mA ADCOSR= 0 =>lower current
x128---4.9mA ADCOSR= 1 =>higher curren
Table 31: VDDA 3.3V Supply Current
NAU8502 Datasheet Rev2.5
Page 55 of 93
Aug, 2018
12 REGISTER DESCRIPTION
There are two dedicated register spaces:
•
8737 space 0x00 to 0x0F and 0x1C
•
NAU8502 space from 0x21 and on
The NAU8502 register map have a reserved space from register 0x00 to register 0x0F and 0x1C that mimic the 8737
registers.. Programming in this address space [0x00-0x0F:0x1C] will trigger the appropriate functions in the NAU8502
via mapping.
NAU8502 Datasheet Rev2.5
Page 56 of 93
Aug, 2018
Register
Address
DEC HEX
Register Bits
D8
D7
D6
D5
D4
Default
D3
D2
D1
D0
PGA volume
0
0
LVU
LINVOL
C3
1
1
RVU
RINVOL
C3
2
2
LMICBOOST
LMBE
LMZC
LPZC
07
3
3
RMICBOOST
RMBE
RMZC
RPZC
07
Audio path
3D
4
00
4
ADC control
5
5
POLARITY
0
LP
ADL
ADR
ADC HPD
00
Power Management
6
6
VMID
VREF
AI
PGL
PGR
MICBIAS
80
FORMAT
0A
Audio Format and clocking
7
7
8
8
SDODIS
MS
FSP
CLKDIV2
WLEN
00
SR
Mic pre-amp and bias
9
9
10
A
0F
MBCTRL
VMIDSEL
LIN DC EN
RIN DC EN
03
Noise gate and ALC
11
B
12
C
13
D
14
E
ALCMINGAIN
NGTH
ALCEN
NGAT
ALCMAXGAIN
ALCMODE
00
ALCSL
7C
HLD
00
ATK
32
ALCZCE
DCY
Reset
15
F
16
10
17
11
18
12
19
13
20
14
21
15
22
16
23
17
24
18
25
19
26
1A
27
1B
28
1C
29
1D
30
1E
31
1F
32
20
33
21
00
Software Reset
4
Power management
BIASEN
00
BUFIOEN
Audio path selection
34
22
LLINOUTEN
RLINOUTEN
SLEEP
VINSEL
Register
Address
DEC HEX
35
LMICN2BVREF
RMICN2BVREF
D1
D0
Register Bits
D8
D7
D6
D5
D4
23
00
Default
D3
D2
LINEOUTSELL
LINEOUTSELR
00
Audio format and clocking
36
24
37
25
38
26
39
27
BCLKP
ADC_R_MUX_SEL ADC_L_MUX_SEL
ADCLRSWAP
ADC_COMP
CLKM
MCLKSEL
BCLKSEL
SLOWCLKEN
GPIO
Page 57 of 93
00
08
PLLEN
SMPLR
NAU8502 Datasheet Rev2.5
MONO
U_OFFSET
Aug, 2018
01
RAM_TEST_FINISH
RAM_TEST_FAIL
00
40
28 RAM_TEST_START
41
29
GPIO_PS
GPIO_PLLDIV
GPIO_PE
GPIO_OE
00
42
2A
GPIO3_OUT_SEL
GPIO2_OUT_SEL
GPIO1_OUT_SEL
00
GPIO interrupt
43
2B
44
2C
45
2D
POL
GPIO3_IN
GPIO2_IN
GPIO1_IN
RO
clip2_INTE
clip1_INTE
GPIO3_INTE
GPIO2_INTE
GPIO1_INTE
180
clip2_INT
clip1_INT
GPIO3_INT
GPIO2_INT
GPIO1_INT
00
ADC additional control
HPFAPP
HPFCUT
08
46
2E
47
2F
ADCVU
ADCVOLL
ADCOSR
ff
48
30
ADCVU
ADCVOLR
ff
49
31
50
32
51
33
52
Equalizer
EQ1BW
EQ1C
EQ1G
12C
EQ2BW
EQ2C
EQ2G
2C
34
EQ3BW
EQ3C
EQ3G
2C
53
35
EQ4BW
EQ4C
EQ4G
2C
54
36
EQ5BW
EQ5C
EQ5G
2C
Analog test mode
55
37
56
38
00
ANA_TEST
57
39
58
3A
59
3B
NFU
NFA0[13:7]
00
60
3C
NFU
NFA0[6:0]
00
61
3D
NFU
NFA1[13:7]
00
62
3E
NFU
NFA1[6:0]
00
63
3F
64
40
65
41
66
42
67
43
68
44
69
45
70
46
PLLK_A[17:9]
93
71
47
PLLK_A[8:0]
E9
72
48
Notch filter
NFEN
PLL registerA
PLLMCLK
08
PLLN_A
0C
PLLK_A[23:18]
73
49
74
4A
75
4B
LMIC2_2INPPGA2
LMICN2INPPGA2
LMIC2_2INPPGA1 LMICN2INPPGA1 LMICP2INPPGA
00
76
4C
RMIC2_2INPPGA2
RMICN2INPPGA2
RMIC2_2INPPGA1 RMICN2INPPGA1 RMICP2INPPGA
00
77
4D
LMBMUTE
INPPGALVOL
00
78
4E
RMBMUTE
INPPGARVOL
00
Audio path selection
PLL registerB
79
4F
80
50
81
51
PLLREGSEL
82
52
83
53
84
54
85
55
86
56
87
57
08
PLLN_B
0C
PLLK_B[23:18]
93
PLLK_B[17:9]
Register
Address
DEC HEX
PLLMCLK
Register Bits
D8
D7
D6
D5
D4
Default
D3
D2
D1
E9
PLLK_B[8:0]
NAU8502 Datasheet Rev2.5
Page 58 of 93
D0
Aug, 2018
88
58
89
59
ADC mixer
MixerMap_ADC2
MixerMap_ADC1
21
Power management and additional GPIO3 control input enable
90
5A
PGA_stage2_bias HALF_BIAS_ADC_buffer HALF_BIAS_SPARES
MCBSMODE
TRIM_REGULATOR_SV
GPIO3_IE
00
PCM and time slot
91
5B
92
5C
93
5D
00
TSLOTL[8:0]
PCMTSEN
TRI
PCM8BIT
ADCDAT_OEN
ADCDAT_PE
ADCDAT_PS
ADCDAT_OEN_SEL
TSLOTR[9]
TSLOTL[9]
20
20
TSLOTR[8:0]
ID register
94
5E
95
5F
96
60
97
61
98
62
99
63
FD
REG_SI_REV
1B/1A
I2C_DEVID
CA
Additional nuvoton ID
100 64
101 65
ALC interrupt features
102 66
ALCTABLESEL
ALCPKSEL
ALCNGSEL
ALCGAIN_L
10
103 67
ALCPKLIMENn
PK_DET_CLR
PK_DET_HOLD
ALCGAIN_R
10
Additional ADC equalizer registers
104 68
LATCH_DLY
SWAP_DM_DFE
EN_DIG_MIC_R
EN_DIG_MIC_L
DM_DS
ALCGRP
EQON_TEST
SKIP_DLY
06
Additional register SPI and notch filter
105 69
FORCE_4W_SPI
FLUSH_ON_ERR
IDSEL_MODE
NOTCH_DLY_DIS
00
PLLOCK_BP
Tie-Off control VMID
106 6A
00
MANU_IN_CTRL
107 6B
00
MANU_VMID_CTRL
AGC readout
108 6C
P2P_OUT_L
RO
109 6D
P2P_OUT_R
RO
110 6E
PEAK_OUT_L
RO
111 6F
PEAK_OUT_R
112 70
NOISE_OUT_R
NOISE_OUT_L
RO
FAST_DEC_L
FAST_DEC_R
RO
Tie-Off control buffer VMID
113 71
REGENABLE
SHORTBUFL
NAU8502 Datasheet Rev2.5
Tie-off buffered
VREF
Page 59 of 93
00
Aug, 2018
12.1 REGISTERS 0X00 0X01 2ND STAGE PGA GAIN
The registers set the gain of the PGA stage 2. The settings are mapped to the register 0x4D and 0x4E for a complete
range: -12dB to +35.25dB in 0.75dB gain steps.
Bit(s)
Addr
Parameter
Function
[8]
0x00
LVU
Volume update, setting this bit to one will update the gain
[8]
0x01
LVU
Volume update, setting this bit to one will update the gain
[7:0] map to
0x4D[5:0]
0x00
LINVOL
Set the gain from -12dB to 35.25dB
[7:0] map to
0x4E[5:0]
0x01
RINVOL
Set the gain from -12dB to 35.25dB
Note:
The register settings in LINVOL and RINVOL will take effect only when the MCLK is present
The table below describes the mapping between registers 0x00/0x01 and 0x4D/0x4E. It shows that the NAU8502 can
adjust the gain on the second stage PGA from -12dB to +35.25dB if the register 0x4D and 0x4E are programmed.
However for dedicated gain setting like MUTE, +4dB and +29.5dB the user can program the register 0x00 and 0x01
the same it is done on the 8737 and the gain will mapped within 0.5dB.
0x00[7:0]
0x01[7:0]
0x4D[5:0]
0x4E[5:0]
Effective Gain
Settings (decimal)
[dB]
Settings
(decimal)
8737 Gain [dB]
0
MUTE
Assert
INPPGAMUTE
--
1 to 171
-97 to -12
0
-12
172
-11.5
1
-11.25
173
-11
2
-10.5
…
…
…
…
194
-0.5
16
0
…
…
…
…
203
4
22
4.5
…
…
…
…
254
29.5
56
30
NAU8502 Datasheet Rev2.5
Page 60 of 93
Aug, 2018
12.2 REGISTERS 0X02 0X03 AUDIO PATH
The registers set the gain, enable the first stage PGA and enable/disable the zero crossing functions.
Bit(s)
Addr
Parameter
[6:5]
0x02
LMICBOOST
[4]
0x02
LMBE
[6:5]
0x03
RMICBOOST
[4]
0x03
RMBE
Function
Set the gain
00 = +13dB
01 = +18dB
10 = +28dB
11 = +33dB
Left (channel 1)
0: Disable PGA 1st stage
1: Enable PGA 1st stage
Set the gain
00 = +13dB
01 = +18dB
10 = +28dB
11 = +33dB
Right (channel 2)
0: Disable PGA 1st stage
1: Enable PGA 1st stage
12.3 REGISTER 0X04
Not supported.
12.4 REGISTER 0X05 ADC
Bit(s)
Addr
Parameter
[6:5]
0x05
POLARITY
[2]
0x05
LP
[0]
0x05
ADCHPD
Function
00 no inversion on ADC data
01 Left (1) inverted
10 Right (2) inverted
11 both inverted
1 reduces ADC current by half
0 nominal ADC current
1 disable ADC high pass filter
0 enable
12.5 REGISTER 0X06 POWER MANAGEMENT
Bit(s)
Addr
Parameter
Function
[8]
0x06
VMID
0 VMID reference turned off
1 VMID reference turned on
[7]
0x06
VREF
0 VREF buffer turned on
1 VREF buffer turned off
[6]
0x06
AI
0 audio interface off
1 audio interface on
[5]
0x06
PGL
0 pga 2nd stage off
1 pga 2nd stage on
[4]
0x06
PGR
0 pga 2nd stage off
1 pga 2nd stage on
NAU8502 Datasheet Rev2.5
Page 61 of 93
Aug, 2018
0 ADC off
1 ADC on
[3]
0x06
ADL
[2]
0x06
ADR
[1:0]
0x06
MICBIAS (if MICBMODE = 0)
Note:
0 ADC off
1 ADC on
00 off
01 0.75*VDDA
10 0.9*VDDA
11 0.5*VDDA
The register setting in ADL and ADR will take effect only when the MCLK is present
ADL/ADR mapping
When the ADCs are enabled by setting ADL or ADR high, a corresponding set of registers in the NAU8502 space are
simultaneously and automatically configured. These registers may be overwritten at their locations in the NAU8502
space, and the most recent configuration will take effect. The mapped register values from ADL/ADR to NAU8502
space may be read from the NAU8502 space, but the mapping is uni-directional; writes in the NAU8502 space will
not be reflected or mapped back to any overwrites of the 8737 space.
When either ADL or ADR are set high, the following register changes are made in NAU8502 space:
•
BIASEN (0x21[3]) is enabled high
•
BUFIOEN (0x21[2]) is enabled high
•
L/RMICP2INPPGA (0x4B[0], 0x4C[0] are enabled high (corresponding to left and/or right channel ADL/ADR)
•
L/RMICN2BVREF (0x22[1:0]) are enabled high (corresponding to left and/or right channel ADL/ADR)
•
L/RMIC2_2INPPGA2 (0x4B[6], 0x4C[6]) are enabled high (corresponding to left and/or right channel
ADL/ADR)
•
L/RMICN2INPPGA1 (0x4B[1], 0x4C[1]) are disabled low
•
L/RMIC2_2INPPGA1 (0x4B[2], 0x4C[2]) are disabled low
•
L/RMICN2INPPGA2 (0x4B[5], 0x4C[5]) are disabled low
When ADL or ADR are subsequently cleared, L/RMICN2BVREF and L/RMIC2_2INPPGA2 are cleared along with
other path selection bits, and BIASEN/BUFIOEN are set to the value at address 0x21.
12.6 REGISTER 0X07 AUDIO FORMAT AND CLOCKING
Bit(s)
Addr
Parameter
[7]
0x07
ADCOUTDIS
[6]
0x07
MS
[4]
0x07
FSP
[3:2]
0x07
WLEN
[1:0]
0x07
FORMAT
NAU8502 Datasheet Rev2.5
Function
Controls ADCOUT enable
0 ADCOUT enable
1 ADCOUT disable
ADCDAT_OE_SEL 0x5C[2] must be set to 0 first
0 Slave PCM bus
1 Master PCM bus
0 frame sync clock non inverted
1 frame sync clock inverted
(this bit is not applicable to FORMAT=11)
00 16 bits
01 20 bits
10 24 bits
11 32 bits (set to 24 bit if FORMAT=00 Right
Justified)
00 Right justified
01 Left justified
10 I2S mode
11 DSP mode A when FSP (0x07[4]) = 0, DSP mode
B when FSP (0x07[4]) = 1
Page 62 of 93
Aug, 2018
12.7 REGISTER 0X08 AUDIO FORMAT AND CLOCKING
Bit(s)
Addr
Parameter
[6]
0x08
CLKDIV2
[5:1] mapped to
0x27[3:1]
0x08
SR
Function
0 Master clock not divided by 2
1 Master clock divided by 2
Sample rates supported are:
MCLK=12.288MHz
00100 8KHz
01000 12KHz
01010 16KHZ
11100 24KHZ
01100 32KHZ
00000 48KHZ
MCLK=11.2896MHz
11000 11.025KHz
11010 22.05KHz
10000 44.1KHz
Sample Rate register mapping
The SR (0x08[5:1]) and CLKDIV2 (0x08[6]) register bits map to the MCLKSEL (0x26[7:5]), BCLKSEL (0x26[4:2]), and
SMPLR (0x27[3:1]) registers in NAU8502 space as in the following table:
MCLK
CLKDIV2=0
12.288
MHz
SR
MCLKSEL
BCLKSEL
SMPLR
CLKDIV2=1
24.576
MHz
00100
101 (6)
01000
100 (4)
01010
011 (3)
11100
010 (2)
01100
001 (1.5)
00000
000 (1)
010 (4)
101 (8k)
010 (4)
100 (12k)
110 (192
BCLK per
FS)
010 (4)
011 (16k)
010 (4)
001 (32k)
010 (4)
000 (48k)
010 (24k)
12.8 REGISTER 0X09 ANALOG POWER CONTROL
Bit(s)
Addr
Parameter
[1:0]
0x09
MBCTRL
NAU8502 Datasheet Rev2.5
Function
Master bias current setting
00 125%
01 85%
10 75%
11 nominal 100%
Page 63 of 93
Aug, 2018
12.9 REGISTER 0X0A VMID IMPEDANCE AND INPUT IMPEDANCE SELECTION
Bit(s)
Addr
Parameter
[3:2]
0x0A
VMIDSEL
[1]
0x0A
LDC
[0]
0x0A
RDC
12.10
0 500K disconnected from MIC2P
1 500K connected from MIC2P
REGISTER 0X0B NOISE GATE AND ALC
Bit(s)
Addr
Parameter
[7:5]
0x0B
ALCMINGAIN
[4:2]
0x0B
NGATH
[0]
0x0B
NGAT
12.11
Function
VMID impedance selection
00 80K
01 300K
10 2.5K
11 reserved
0 500K disconnected from MIC1P
1 500K connected from MIC1P
Function
Minimum level for ALC operation
0 = -12dB
1 = -6dB
2 = 0dB
3 = +6dB
…
7 = +30dB
Noise gate threshold
000 = -78dB
001 = -72dB
010 = -66dB
011 = -60dB
100 = -54dB
101 = -48dB
110 = -42dB
111 = -30dB
0 Noise gate disabled
1 Noise gate enabled
REGISTER 0X0C ALC
Bit(s)
Addr
Parameter
[8:7]
0x0C
ALCEN
[6:4]
0x0C
ALCMAXGAIN
[3:0]
0x0C
ALCSL
NAU8502 Datasheet Rev2.5
Function
00 = ALC disabled
01 = Right channel ALC enabled
10 = Left channel ALC enabled
11 = Both channels ALC enabled
Maximum level for ALC operation
0 = -6.75 dB
1 = -.75 dB
2 = +5.25 dB
3 = +11.25 dB
…
7 = +35.25 dB
ALC target level
ALCTABLESEL (0x66.8) = 0
0 = -28.5 dB
Page 64 of 93
Aug, 2018
1 = -27 dB
2 = -25.5 dB
…
14 = -7.5 dB
15 = -6 dB
ALCTABLESEL (0x66.8) = 1
0 = -22.5 dB
1 = -21 dB
2 = -19.5 dB
…
13 = -3 dB
14 = -1.5 dB
15 = -1.5 dB
12.12
Bit(s)
REGISTER 0X0D ALC
Addr
Parameter
[5]
0x0D
ALCMODE
[4]
0x0D
ALCZCE
[3:0]
0x0D
HLD
12.13
REGISTER 0X0E ALC
Bit(s)
Addr
Parameter
[7:4]
0x0E
DCY
[3:0]
0x0E
ATK
12.14
Function
0 = ALC normal operation mode
1 = ALC limiter mode.
ALC zero cross enable
0 = zero crossing disabled
1 = zero crossing enabled
Range: 0ms to 1s, time doubles with
every step)
Function
ALC decay time
ALCMODE=0
Range: 500us to 512ms
ALCMODE=1
Range: 125us to 128ms (Both ALC time
doubles with every step)
Note: parameters refer to time to update
one 0.75 dB step
ALC attack time
ALCMODE=0
Range: 125us to 128ms
ALCMODE=1
Range: 31us to 32ms (time doubles with
every step)
Note: parameters refer to time to update
one 0.75 dB step
REGISTER 0X0F RESET
Bit(s)
Addr
Parameter
Function
[8:0]
0x0F
Software Reset
Program 0x000 to reset the registers
12.15
REGISTER 0X1C
Natively supported, the maximum ADC code is 0x7FFFFF
NAU8502 Datasheet Rev2.5
Page 65 of 93
Aug, 2018
12.16
REGISTER 0X21 ADDITIONAL POWER MANAGEMENT REGISTERS (NOTE: WRITE-ONLY)
Bit(s)
Addr
Parameter
[3]
0x21
BIASEN
[2]
0x21
BUFIOEN
12.17
Function
Register turning on the remaining of the
analog circuitry like band gap and
references
0 disable
1 enable
Buffer enable for tie-off connections
0 disable
1 enable
REGISTER 0X22 ADDITIONAL AUDIO PATH REGISTERS
Bit(s)
Addr
Parameter
Function
[8]
0x22
LLINOUTEN
Not used
[7]
0x22
RLINOUTEN
Not used
[6]
0x22
SLEEP
Stops the clock, same as PLLEN
0x26[2]
[5]
0x22
VINSEL
Not used
[1]
0x22
LMICN2BVREF
Connect MIC1N to reference for single
ended operation
[0]
0x22
RMICN2BVREF
Connect MIC2N to reference for single
ended operation
12.18
REGISTER 0X23 ADDITIONAL AUDIO PATH REGISTERS
Bit(s)
Addr
Parameter
[3:2]
0x23
LINOUTSELL
[1:0]
0x23
LINOUTSELR
12.19
Function
Mix the ADC input signal to LLINOUT
pin
00 none
01 ADC signal left only
10 ADC signal right only
11 both ADC signal
Mix the ADC input signal to RLINOUT
pin
00 none
01 ADC signal left only
10 ADC signal right only
11 both ADC signal
REGISTER 0X24 LEFT AND RIGHT CHANNEL SELECT FOR ADCOUT
Bit(s)
Addr
Parameter
[8]
0x24
BCLKP
[4]
0x24
ADC_R_MUX_SEL
NAU8502 Datasheet Rev2.5
Function
BCLK polarity
0 = non-inverted BCLK
1 = inverted BCLK
0 = output Right Channel Data on Right Channel
ADCOUT
1 = output Left Channel Data on Right Channel
ADCOUT
Page 66 of 93
Aug, 2018
[3]
0x24
ADC_L_MUX_SEL
[1]
0x24
ADCLRSWAP
[0]
0x24
MONO
12.20
REGISTER 0X25 AUDIO FORMAT AND CLOCKING
Bit(s)
Addr
Parameter
[2:1]
0x25
ADC_COMP
[0]
0x25
U_OFFSET
12.21
Function
ADC Companding Select
00 linear
01 reserved
10 Mu-law
11 A-law
Mu-law
0 = input offset by 32
1 = input offset by 33
REGISTER 0X26 CLOCK SOURCE AND DIVISION SELECT AND PLL ENABLE
Bit(s)
Addr
Parameter
[8]
0x26
CLKM
[7:5]
0x26
MCLKSEL
[4:2]
0x26
BCLKSEL
[1]
0x26
PLLEN
12.22
0 = output Left Channel Data on Left Channel
ADCOUT
1 = output Right Channel Data on Left Channel
ADCOUT
0 = no swap between the Left and Right Channel
ADCOUT
1 = swap the Left and Right Channel ADCOUT
Select audio data on one channel only
0 = both channel ADCOUT
1 = only Left channel ADCOUT if ADCLRSWAP=0 or
only Right channel ADCOUT if ADCLRSWAP=1
Function
0 PLL is bypassed
1 PLL is used for MCLK
Scale the MCLK or PLL ouput clock
000 = divide by 1
001 = divide by 1.5
010 = divide by 2.0
011 = divide by 3
100 = divide by 4
101 = divide by 6
110 = divide by 8
111 = divide by 12
Scale the bclk output frequency when
used as master.
000 = divide by 1
001 = divide by 2
010 = divide by 4
011 = divide by 8
100 = divide by 16
101 = divide by 32
110 = reserved
111 = reserved
0 PLL off
1 PLL on
REGISTER 0X27 AUDIO FORMAT AND CLOCKING
Bit(s)
Addr
Parameter
[3:1]
0x27
SMPLR
NAU8502 Datasheet Rev2.5
Function
Direct sample rate selection
000 = 48 kHz
001 = 32 kHz
010 = 24 kHz
Page 67 of 93
Aug, 2018
[0]
0x27
12.23
SLOWCLKGEN
011 = 16 kHz
100 = 12 kHz
101 = 8 kHz
110 = reserved
111 = reserved
0 = Slow clock disabled
1 = Slow clock enabled. Slow clock
needs to be enabled when zero
crossing is enabled. When zero
crossing is enabled in the 8737 address
space, this register is automatically set.
REGISTER 0X28 RAM
Bit(s)
Addr
[8]
0x28
RAM_TEST_START
RAM test start control
[7]
0x28
RAM_TEST_FINISH
RAM test finished status flag
[6]
0x28
RAM_TEST_FAIL
[5:4]
Parameter
0x28
12.24
Bit(s)
Function
GPIO_PLLDIV
RAM test failed status flag
Scaled PLL output clock
00 = divide by 1
01 = divide by 2
10 = divide by 3
11 = divide by 4
REGISTER 0X29 GPIO
Addr
Function
GPIO pull select enable
[8:6]
0x29
GPIO_PS
000 pull low
111 pull high
GPIO pull enable
[5:3]
0x29
GPIO_PE
000 tri-stated input
111 pull enabled
GPIO output enable
[2:0]
0x29
GPIO_OE
x00 disabled
111 enabled
If GPIO_OE[2]=0 GPIO3 is not configure as input or output pin. See register 0x5A[0] to configure as input pin.
12.25
Parameter
REGISTER 0X2A GPIO
Bit(s)
Addr
[8:6]
0x2A
GPIO3_OUT_SEL
[5:3]
0x2A
GPIO2_OUT_SEL
[2:0]
0x2A
GPIO1_OUT_SEL
NAU8502 Datasheet Rev2.5
Parameter
Page 68 of 93
Function
GPIO output selection
000 = 0
001 = 1
010 = PLL clock
011 = PLL lock
100 = MCLK_PIN
101 = Interrupt
110 = Master FS
111 = Master BCLK
GPIO output selection
Same as above
GPIO output selection
Same as above
Aug, 2018
Register 0x2B GPIO
Bit(s)
Addr
Parameter
Function
[2]
0x2B
GPIO3_IN
GPIO3 input read out
[1]
0x2B
GPIO2_IN
GPIO2 input read out
[0]
0x2B
GPIO1_IN
GPIO1 input read out
12.26
REGISTER 0X2C GPIO
Bit(s)
Addr
[7]
0x2C
POL
[4]
0x2C
Clip2_IE
Clip interrupt enable number 2
[3]
0x2C
Clip1_IE
Clip interrupt enable number 1
[2]
0x2C
GPIO3_IE
GPIO3 interrupt enable
[1]
0x2C
GPIO2_IE
GPIO2 interrupt enable
[0]
0x2C
GPIO1_IE
GPIO1 interrupt enable
12.27
Parameter
Function
0 interrupt polarity, output will be 1 active high
1 interrupt polarity, output will be 0 active low
REGISTER 0X2D GPIO
Bit(s)
Addr
[4]
0x2D
Clip2_INT
Clip1 interrupt read status
[3]
0x2D
Clip1_INT
Clip1 interrupt read status
[2]
0x2D
GPIO3_INT
GPIO3 interrupt read status
[1]
0x2D
GPIO2_INT
GPIO2 interrupt read status
[0]
0x2D
GPIO1_INT
GPIO1 interrupt read status
12.28
Parameter
Function
REGISTER 0X2E ADC CONTROLS
Bit(s)
Addr
[7]
0x2E
HPFAPP
[6:4]
0x2E
HPFCUT
High pass filter cutoff frequency
[3]
0x2E
ADCOSR
0 ADC OSR64 better operation at low V
1 ADC OSR128 lower noise
NAU8502 Datasheet Rev2.5
Parameter
Page 69 of 93
Function
High pass filter application mode
0 audio 1st order fc=3.7Hz
1 2nd order, cutoff set by HPFCUT
Aug, 2018
12.29
REGISTER 0X2F ADC CONTROLS
Bit(s)
Addr
[8]
0x2F
[7:0]
Parameter
ADCVU
0x2F
12.30
ADCVOLL
Addr
[8]
030
Parameter
ADCVOLR
ADC volume update bit
Set the ADC volume right channel
0 = digital mute
1 = -127 dB
2 = -126.5 dB
… 0.5 dB steps
255 = 0 dB
REGISTER 0X32 EQUALIZER CONTROLS
Bit(s)
Addr
[7]
0x32
EQ1BW
[6:5]
0x32
EQ1CF
[4:0]
0x32
EQ1GF
12.32
Set the ADC volume left channel
0 = digital mute
1 = -127 dB
2 = -126.5 dB
… 0.5 dB steps
255 = 0 dB
Function
ADCVU
0x30
12.31
ADC volume update bit
REGISTER 0X30 ADC CONTROLS
Bit(s)
[7:0]
Function
Parameter
Function
Bandwidth control
0 Narrow bandwidth
1 Wide bandwidth
Cut-off frequencies
00 80Hz
01 105Hz
10 135Hz
11 175Hz
Equalizer gain
00000 +12dB
11000 -12dB
11001 to 11111 reserved
REGISTER 0X33 EQUALIZER CONTROLS
Bit(s)
Addr
[8]
0x33
EQ2BW
[6:5]
0x33
EQ2CF
[4:0]
0x33
EQ2GF
NAU8502 Datasheet Rev2.5
Parameter
Page 70 of 93
Function
Bandwidth control
0 Narrow bandwidth
1 Wide bandwidth
Center frequencies
00 230Hz
01 300Hz
10 385Hz
11 500Hz
Equalizer gain
00000 +12dB
11000 -12dB
11001 to 11111 reserved
Aug, 2018
12.33
REGISTER 0X34 EQUALIZER CONTROLS
Bit(s)
Addr
[8]
0x34
EQ3BW
[6:5]
0x34
EQ3CF
[4:0]
0x34
EQ3GF
12.34
Parameter
REGISTER 0X35 EQUALIZER CONTROLS
Bit(s)
Addr
[8]
0x35
EQ4BW
[6:5]
0x35
EQ4CF
[4:0]
0x35
EQ4GF
12.35
Parameter
Function
Bandwidth control
0 Narrow bandwidth
1 Wide bandwidth
Center frequencies
00 1.8KHz
01 2.4KHz
10 3.2KHz
11 4.1KHz
Equalizer gain
00000 +12dB
11000 -12dB
11001 to 11111 reserved
REGISTER 0X36 EQUALIZER CONTROLS
Bit(s)
Addr
[8]
0x36
EQ5BW
[6:5]
0x36
EQ5CF
[4:0]
0x36
EQ5GF
12.36
Function
Bandwidth control
0 Narrow bandwidth
1 Wide bandwidth
Center frequencies
00 650Hz
01 850Hz
10 1100Hz
11 1400Hz
Equalizer gain
00000 +12dB
11000 -12dB
11001 to 11111 reserved
Parameter
Function
Bandwidth control
0 Narrow bandwidth
1 Wide bandwidth
Cut-off frequencies
00 5.3KHz
01 6.9KHz
10 9.0KHz
11 11.7KHz
Equalizer gain
00000 +12dB
11000 -12dB
11001 to 11111 reserved
REGISTER 0X37 ANALOG TEST MODES
Bit(s)
Addr
[8:0]
0x37
NAU8502 Datasheet Rev2.5
Parameter
ANA_TEST
Page 71 of 93
Function
000000100 2nd stage PGA bypassed
000010000 1.8V logic supply to POUT
pin
000100000 1.8V logic supply to VREF
pin
Aug, 2018
12.37
REGISTER 0X3B-0X3E NOTCH FILTERS CONTROLS
Addr
D8
D7
D6
D5
D4
D3
D2
D1
D0
Default
0x3B
NFCU
NFCEN
NFCA0[13:7]
0x000
0x3C
NFCU
0
NFCA0[6:0]
0x000
0x3D
NFCU
0
NFCA1[13:7]
0x000
0x000
0x3E
0
NFCA1[6:0]
NFCU
The Notch Filter is enabled by setting NFCEN[7] address (0x3B) bit to HIGH. The coefficients, A0 and A1, should be
converted to 2’s complement numbers to determine the register values. A0 and A1 are represented by the register
bits NFCA0[13:0] and NFCA1[13:0]. Since there are four register of coefficients, a Notch Filter Update bit is provided
so that the coefficients can be updated simultaneously. NFCU[8] is provided in all registers of the Notch Filter
coefficients but only one bit needs to be toggled for LOW - HIGH - LOW for an update. If any of the NFCU[8] bits are
left HIGH then the Notch Filter coefficients will continuously update. An example of how to calculate is provided in
the Notch Filter section.
12.38
REGISTER 0X44 PLL REGISTER A
Bit(s)
Addr
[4]
0x44
PLLMCLK
[3:0]
0x44
PLLN_A
12.39
Addr
[5:0]
0x45
Addr
[8:0]
0x46
PLL coefficient N
Parameter
Function
PLLK_A[23:18]
PLL coefficient K, upper bits
Parameter
Function
PLLK_A[17:9]
PLL coefficient K, mid bits
REGISTER 0X47 PLL REGISTER A
Bit(s)
Addr
[8:0]
0x47
12.42
0=MCLK input not divided
1=MCLK input is divided by 2
REGISTER 0X46 PLL REGISTER A
Bit(s)
12.41
Function
REGISTER 0X45 PLL REGISTER A
Bit(s)
12.40
Parameter
Parameter
Function
PLLK_A[8:0]
PLL coefficient K, lower bits
REGISTER 0X4B ADDITIONAL AUDIO PATH REGISTERS
Bit(s)
Addr
Parameter
Function
[6]
0x4B
LMIC2_2INPPGA2
0 = P1IN not connected to input PGA stage2
1 = P1IN to input PGA stage 2 Negative terminal.
[5]
0x4B
LMICN2INPPGA2
0 = not connected to input PGA stage 2
1 = to input PGA stage 2 Negative terminal.
[2]
0x4B
LMIC2_2INPPGA1
0 = P1IN not connected to input PGA stage1
1 = P1IN to input PGA stage 1 Negative terminal.
[1]
0x4B
LMICN2INPPGA1
0 = MIC1N not connected to input PGA stage 1
1 = MIC1N to input PGA stage 1 Negative terminal.
[0]
0x4B
LMICP2INPPGA
0 = Input PGA stage 1 Positive terminal to VREF
1 = Input PGA stage 1 Positive terminal to MIC1P
NAU8502 Datasheet Rev2.5
Page 72 of 93
Aug, 2018
12.43
REGISTER 0X4C ADDITIONAL AUDIO PATH REGISTERS
Bit(s)
Addr
Parameter
Function
[6]
0x4C
RMIC2_2INPPGA2
0 = P2IN not connected to input PGA stage2
1 = P2IN to input PGA stage 2 Negative terminal.
[5]
0x4C
RMICN2INPPGA2
0 = not connected to input PGA stage 2
1 = to input PGA stage 2 Negative terminal.
[2]
0x4C
RMIC2_2INPPGA1
0 = P2IN not connected to input PGA stage1
1 = P2IN to input PGA stage 1 Negative terminal.
[1]
0x4C
RMICN2INPPGA1
0 = MIC2N not connected to input PGA stage 1
1 = MIC2N to input PGA stage 1 Negative terminal.
[0]
0x4C
RMICP2INPPGA
0 = Input PGA stage 1 Positive terminal to VREF
1 = Input PGA stage 1 Positive terminal to MIC2P
12.44
REGISTER 0X4D ADDITIONAL AUDIO PATH REGISTERS
Bit(s)
Addr
Parameter
Function
[6]
0x4D
LMBMUTE
Reserved/unused
[5:0]
0x4D
INPPGALVOL
Left channel PGA stage 2 gain
12.45
REGISTER 0X4E ADDITIONAL AUDIO PATH REGISTERS
Bit(s)
Addr
Parameter
Function
[6]
0x4E
RMBMUTE
Reserved/unused
[5:0]
0x4E
INPPGARVOL
Right channel PGA stage 2 gain
12.46
Bit(s)
REGISTER 0X4F PLL REGISTER B
Addr
Parameter
[5]
0x4F
PLLREGSEL
[4]
0x4F
PLLMCLK
[3:0]
0x4F
PLLN_B
12.47
Function
0 select PLL coefficients register A
1 select PLL coefficients register B
0=MCLK input not divided
1=MCLK input is divided by 2
PLL coefficient N
REGISTER 0X50 PLL REGISTER B
Bit(s)
Addr
[5:0]
0x50
NAU8502 Datasheet Rev2.5
Parameter
Function
PLLK_B[23:18]
Page 73 of 93
PLL coefficient K, upper bits
Aug, 2018
12.48
REGISTER 0X51 PLL REGISTER B
Bit(s)
Addr
[8:0]
0x51
12.49
Function
PLLK_B[17:9]
Addr
[8:0]
0x52
Parameter
Function
PLLK_B[8:0]
PLL coefficient K, lower bits
REGISTER 0X59 ADC MIXER
Bit(s)
Addr
[5:4]
0x59
MixerMap_ADC2
[1:0]
0x59
MixerMap_ADC1
12.51
PLL coefficient K, mid bits
REGISTER 0X52 PLL REGISTER B
Bit(s)
12.50
Parameter
Parameter
Function
ADC right channel digital mixer map
Configure outputs routed out on to ADC
right channel
00: zero
01: left channel input
10: right channel input (default)
11: left + right channel input
ADC left channel digital mixer map
Configure outputs routed out on to ADC
left channel
00: zero
01: left channel input (default)
10: right channel input
11: left + right channel input
REGISTER 0X5A POWER MANAGEMENT EXTRA
Bit(s)
Addr
[8]
0x5A
PGA_stage2_bias
[7]
0x5A
HALF_BIAS_ADC_buffer
0 ADC uses nominal bias
1 ADC uses half current bias
[6]
0x5A
HALF_BIAS_SPARES
(no used)
0 ADC uses nominal bias
1 ADC uses half current bias
[4]
0x5A
MCBSMODE
[3:2]
0x5A
TRIM_REGULATOR_SV
[0]
0x5A
GPIO3_IE
NAU8502 Datasheet Rev2.5
Parameter
Function
Page 74 of 93
0 PGA stage 2 uses nominal bias
1 PGA stage 2 uses half current bias
0 nominal mode requires large cap
1 lower noise mode requires small cap
00 nominal logic supply 1.8V
01 1.71V
10 1.6V
11 1.4V
0 Input disabled on GPIO3
1 Input enabled on GPIO3
Aug, 2018
12.52
REGISTER 0X5B LEFT CHANNEL PCM TIME SLOT START COUNT
Bit(s)
Addr
[8:0]
0x5B
12.53
Parameter
Function
TSLOTL[8:0]
Left Channel PCM Time Slot Start Count [8:0]
REGISTER 0X5C PCM AND TIME SLOT CONTROL
Bit(s)
Addr
Parameter
[8]
0x5C
PCMTSEN
[7]
0x5C
TRI
[6]
0x5C
PCM8BIT
[5]
0x5C
ADCDAT_OEN
[4]
0x5C
ADCDAT_PE
[3]
0x5C
ADCDAT_PS
[2]
0x5C
ADCDAT_OEN_SE
L
[1]
0x5C
TSLOTR[9]
Right Channel PCM Time Slot Start Count [9]
[0]
0x5C
TSLOTL[9]
Left Channel PCM Time Slot Start Count [9]
12.54
Addr
[8:0]
0x5D
Addr
[8:0]
0x5E
Bit(s)
Parameter
Function
TSLOTR[8:0]
Right Channel PCM Time Slot Start Count [8:0]
REGISTER 0X5E ID REGISTERS
Bit(s)
12.56
0 = Only DSP MODE A or MODE B can be used when F
1 = PCM Time Slot Mode is enabled when
FORMT=11
0 = not enabled
1 = when ADCDAT_OEN_SEL (0x5C[2])=1 and
ADCDAT_OEN(0x5C[5)]=0, 2nd half of LSB will be
Tri-State or pull up / down
0 = use WLEN to select the Word Length
1 = Word Length is 8 bit
This bit is only effective when
ADCDAT_OEN_SEL(0x5c[2]) = 0
0 = ADCOUT is tri-state or pull up/down before MSB
and after LSB
1 = ADCOUT is always driven 1 or 0 by NAU8502
0 = no internal weak pull up / down on ADCOUT
1 = internal weak pull up / down on ADCOUT
0 = internal weak pull down on ADCOUT when
ADCDAT_PE=1
1 = internal weak pull up on ADCOUT when
ADCDAT_PE=1
0 = use ADCOUTDIS(0x07[7]) to enable or disable
ADCOUT
1 = use ADCDAT_OEN(0x5C[5]) to control ADCOUT
driver
REGISTER 0X5D RIGHT CHANNEL PCM TIME SLOT START COUNT
Bit(s)
12.55
Function
Parameter
Function
REG_SI_REV
Silicon revision set to 0xFE
REGISTER 0X5F ID REGISTERS
Addr
NAU8502 Datasheet Rev2.5
Parameter
Function
Page 75 of 93
Aug, 2018
[8:0]
0x5F
12.57
Addr
[8:0]
0x60
Parameter
Function
NTCA
Addr
[8]
0x66
ALCTABLESEL
[7]
0x66
ALCPKSEL
[6]
0x66
ALCNGSEL
[5:0]
0x66
ALCGAIN_L
Parameter
Function
0 = ALCSL range -28.5:-6dB
1 = ALCSL range -22.5:-1.5 dB
0 = use absolute peak value for ALC
training
1 = use peak-to-peak value for ALC
training
0 = use peak-to-peak value for noise
gate threshold determination
1 = use absolute peak value for noise
gate threshold determination
Left channel ALC gain status
REGISTER 0X67 ALC INTERRUPTS FEATURES REGISTERS
Bit(s)
Addr
[8]
0x67
ALCPKLIMENn
[7]
0x67
PK_DET_CLR
[6]
0x67
PK_DET_HOLD
[5:0]
0x67
ALCGAIN_R
12.60
Custom register is set to 0xCA
REGISTER 0X66 ALC INTERRUPTS FEATURES REGISTERS
Bit(s)
12.59
I2C device is set to 0x1A when CSB=0
I2C device is set to 0x1B when CSB=1
REGISTER 0X60 ID REGISTERS
Bit(s)
12.58
I2C_DEVID
Parameter
Function
0 = enable fast decrement when signal
exceeds 87.5% of full scale
1 = disable fast decrement when signal
exceeds 87.5% of full scale
When PK_DET_HOLD is asserted
HIGH, writing a 1 to this bit clears the
stored peak value
0 = Normal peak detection
1 = Hold peak value until PK_DET_CLR
is written. This should only be used for
signal level diagnostics and not for
normal ALC operation
Right channel ALC gain status
REGISTER 0X68 ADC AND EQUALIZER ADDITIONAL REGISTERS
Bit(s)
Addr
[8]
0x68
LATCH_DLY[1]
[7]
0x68
LATCH_DLY[0]
[6]
0x68
SWAP_DM_DFE
[5]
0x68
EN_DIG_MIC_R
NAU8502 Datasheet Rev2.5
Parameter
Page 76 of 93
Function
(test mode only)
0 = ADC data sampled on rising edge
1 = ADC data sampled on falling edge
(test mode only)
0 = Normal phase for ADC clock
1 = Inverted phase for ADC clock
0: ch1=left dmic, ch2=right dmic
1: ch1=right dmic, ch2=left dmic
0=disable right digital mic
1=enable right digital mic
Aug, 2018
[4]
0x68
EN_DIG_MIC_L
[3]
0x68
DM_DS
[2]
0x68
ALCGRP
[1]
0x68
EQON_TEST
[0]
0x68
SKIP_DLY
0=disable left digital mic
1=enable left digital mic
0=slower slew-rate for DM_CLK
1=faster slew-rate for DM_CLK
0 = Left and right channel ALCs train
independently with separate gain
settings for each channel
1 = Left and right channel ALCs train
together with a single gain setting for
both channels when both enabled
(default)
0 = Bypass equalizer
1 = Enable equalizer (default)
0 = Align L/R sinc outputs with delay
1 = Bypass right channel sinc alignment
delay
REGISTER 0X69 ADC AND EQUALIZER ADDITIONAL REGISTERS
12.61
Bit(s)
Addr
[8]
0x69
FORCE_4W_SPI
[5]
0x69
FLUSH_ON_ERR
[4]
0x69
IDSEL_MODE
[3]
0x69
NOTCH_DLY_DIS
[1]
0x69
PLLOCK_BP
12.62
Parameter
Function
0 = only I2C or SPI 3 wire mode can be
used
1 = use SPI 4 wire mode no matter the
MODE pin is 1 or 0
0 = Normal operation
1 = Flush digital filter memory when
internal clocking error detected
0 = I2C Device ID selected by CSB on
every transaction
1 = I2C Device ID selected by CSB state at
reset
0 = Normal operation – notch filter output is
delayed until stabilized
1 = Notch delay disabled – notch filter
output is available immediately upon
enabling
0 = PLL lock circuit normal operation
1 = PLL lock forced high
REGISTER 0X6A TIE-OFF REGISTERS
Bit(s)
Addr
[8]
0x6A
12.63
Parameter
Function
MANU_IN_CTRL
0 nominal control of the VMID tie off
1 manual control of the VMID tie off
REGISTER 0X6B TIE-OFF REGISTERS
Bit(s)
Addr
Parameter
[2:0]
0x6B
MANU_VMID_CTRL
12.64
Function
Require to have 0x6A[8] set to 1
001 5.6K Ohm pull down resistor
010 161K Ohm pull down resistor
100 595K Ohm pull down resistor
REGISTER 0X6C AGC READOUT REGISTERS
Bit(s)
Addr
NAU8502 Datasheet Rev2.5
Parameter
Page 77 of 93
Function
Aug, 2018
[8:0]
12.65
P2P_OUT_L
Left channel peak-to-peak value
REGISTER 0X6D AGC READOUT REGISTERS
Bit(s)
Addr
Parameter
[8:0]
0x6D
P2P_OUT_R
12.66
Function
Right channel peak-to-peak value
REGISTER 0X6E AGC READOUT REGISTERS
Bit(s)
Addr
Parameter
[8:0]
0x6E
PEAK_OUT_L
12.67
Function
Left channel absolute peak value
REGISTER 0X6F AGC READOUT REGISTERS
Bit(s)
Addr
Parameter
[8:0]
0x6F
PEAK_OUT_R
12.68
12.69
0x6C
Function
Right channel absolute peak value
REGISTER 0X70 NOISE GATE READOUT REGISTERS
Bit(s)
Addr
Parameter
[5]
0x70
NOISE_OUT_R
[4]
0x70
NOISE_OUT_L
[1]
0x70
FAST_DEC_L
[0]
0x70
FAST_DEC_R
Function
Right channel noise gate flag
0 = signal above noise gate threshold
1 = signal below noise gate threshold
Left channel noise gate flag
0 = signal above noise gate threshold
1 = signal below noise gate threshold
Left channel fast decrement flag
0 = signal below 87.5% of full scale
1 = signal above 87.5% of full scale
Right channel fast decrement flag
0 = signal below 87.5% of full scale
1 = signal above 87.5% of full scale
REGISTER 0X71 MANUAL TIE-OFF REGISTERS
Bit(s)
Addr
Parameter
Function
[8]
0x71
REGENABLE
0 disabled
1 enable direct control on buffer tie off
[6]
0x71
SHORTBUFL
[5]
0x71
Tie-off buffered VREF
NAU8502 Datasheet Rev2.5
Page 78 of 93
0 tie off buffer is used
1 bypass tie off buffer
0 disabled
1 enabled tie off voltage to VMID buffer
when buffer is off
Aug, 2018
13
CONTROL INTERFACE TIMING DIAGRAM
13.1 SPI WRITE TIMING DIAGRAM
TCSBH
TCSBL
CSB
TSCCSH
TSCK
TRISE
TFALL
SCLK
TSCKH
TSCKL
SDIO
TSDIOS
TSDIOH
Figure 30: SPI Write Timing Diagram
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNIT
TSCK
SCLK Cycle Time
80
---
---
ns
TSCKH
SCLK High Pulse Width
35
---
---
ns
TSCKL
SCLK Low Pulse Width
35
---
---
ns
TRISE
Rise Time for all SPI Signals
---
---
10
ns
TFALL
Fall Time for all SPI Signals
---
---
10
ns
TCSSCS
CSb Falling Edge to 1st SCLK Falling Edge Setup Time (4
wire SPI only)
30
---
---
ns
TSCCSH
Last SCLK Rising Edge to CSb Rising Edge Hold Time
30
---
---
ns
TCSBL
CSb Low Time
30
---
---
ns
TCSBH
CSb High Time between CSb Lows
30
---
---
ns
TSDIOS
SDIO to SCLK Rising Edge Setup Time
20
---
---
ns
TSDIOH
SCLK Rising Edge to SDIO Hold Time
20
---
---
ns
Table 32: SPI Timing Parameters
NAU8502 Datasheet Rev2.5
Page 79 of 93
Aug, 2018
13.2 2-WIRE TIMING DIAGRAM
TSTAH
TSDIOS
TSDIOH
TSTAH
SDIO
TSCKH
TFALL
SCLK
TSCKL
TRISE
TSTAS
TSTOS
Figure 31: 2-Wire Timing Diagram
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNIT
TSTAH
START / Repeat START condition, SCLK falling edge to
SDIO falling edge hold timing
600
---
---
ns
TSTAS
Repeat START condition, SDIO rising edge to SCLK
falling edge setup timing
600
---
---
ns
TSTOS
STOP condition, SDIO rising edge to SCLK rising edge
setup timing
600
---
---
ns
TSCKH
SCLK High Pulse Width
600
---
---
ns
TSCKL
SCLK Low Pulse Width
1.3
---
---
us
TRISE
Rise Time for all 2-Wire Signals
---
---
300
ns
TFALL
Fall Time for all 2-Wire Signals
---
---
300
ns
TSDIOS
SDIO to SCLK Rising Edge DATA Setup Time
400
---
---
ns
TSDIOH
SCLK falling Edge to SDIO DATA Hold Time
0
---
600
ns
Table 33: 2-WireTiming Parameters
NAU8502 Datasheet Rev2.5
Page 80 of 93
Aug, 2018
14 AUDIO INTERFACE TIMING DIAGRAM
14.1 AUDIO INTERFACE IN SLAVE MODE
TBCK
BCLK
(Slave)
FS
(Slave)
TFALL
TBCKH
TFSH
TFSS
TRISE
TFSH
TBCKL
TFSS
TDOD
ADCOUT
Figure 32: Audio Interface Slave Mode Timing Diagram
14.2 AUDIO INTERFACE IN MASTER MODE
BCLK
(Master)
TFSD
TFSD
FS
(Master)
TDOD
ADCOUT
Figure 33: Audio Interface in Master Mode Timing Diagram
NAU8502 Datasheet Rev2.5
Page 81 of 93
Aug, 2018
14.3 PCM AUDIO INTERFACE IN SLAVE MODE (PCM Audo Data)
TBCK
BCLK
(Slave)
TFSH
FS
(Slave)
TRISE
TBCKH
TFSH
TFSS
TFALL
TBCKL
TFSS
TDOD
ADCOUT
MSB
Figure 34: PCM Audio Interface Slave Mode Timing Diagram
14.4 PCM AUDIO INTERFACE IN MASTER MODE (PCM Audo Data)
BCLK
(Master)
FS
(Master)
TFSD
TFSD
TFSD
TDOD
MSB
ADCOUT
Figure 35: PCM Audio Interface Slave Mode Timing Diagram
NAU8502 Datasheet Rev2.5
Page 82 of 93
Aug, 2018
14.5 PCM AUDIO INTERFACE IN SLAVE MODE (PCM Time Slot Mode )
TBCK
BCLK
(Slave)
TFSH
TBCKH
TFSH
TFSS
FS
(Slave)
TRISE
TFALL
TFSS
TBCKL
TDOD
ADCOUT
MSB
Figure 36: PCM Audio Interface Slave Mode (PCM Time Slot Mode )Timing Diagram
14.6 PCM AUDIO INTERFACE IN MASTER MODE (PCM Time Slot Mode )
BCLK
(Master)
TFSD
TFSD
FS
(Master)
TDOD
ADCOUT
MSB
Figure 37: PCM Audio Interface Master Mode (PCM Time Slot Mode )Timing Diagram
NAU8502 Datasheet Rev2.5
Page 83 of 93
Aug, 2018
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNIT
TBCK
BSCK Cycle Time (Slave Mode)
50
---
---
ns
TBCKH
BSCK High Pulse Width (Slave Mode)
20
---
---
ns
TBCKL
BSCK Low Pulse Width (Slave Mode)
20
---
---
ns
TFSS
fs to SCK Rising Edge Setup Time (Slave Mode)
20
---
---
ns
TFSH
SCK Rising Edge to fs Hold Time (Slave Mode)
20
---
---
ns
TFSD
fs to SCK falling to fs transition (Master Mode)
---
---
10
ns
TRISE
Rise Time for All Audio Interface Signals
---
---
0.135TBCK
ns
TFALL
Fall Time for All Audio Interface Signals
---
---
0.135TBCK
ns
TDIS
ADCIN to SCK Rising Edge Setup Time
15
---
---
ns
TDIH
SCK Rising Edge to ADCIN Hold Time
15
---
---
ns
Table 34: Audio Interface Timing Parameters
14.7 System Clock (MCLK) Timing Diagram
TMCLKH
MCLK
TMCLKL
Figure 38: MCLK Timing Diagram
PARAMETER
MCLK Duty Cycle
SYMBOL
TMCLKDC
TEST CONDITIONS
MIN
60:40
TYP
MAX
40:60
UNIT
MCLK High Pulse Width
TMCLKH
20
---
---
ns
MCLK Low Pulse Width
TMCLKL
20
---
---
ns
Table 35: MCLK Timing Parameter
NAU8502 Datasheet Rev2.5
Page 84 of 93
Aug, 2018
14.8 µ-LAW ENCODE DECODE CHARACTERISTICS
Normalized
Encode
Decision
Levels
Digital Code
D4
D3
D2
D1
D0
Step
Step
Step
Step
Normalized
Decode
Levels
0
0
0
0
0
8031
:
:
:
:
:
:
:
0
0
0
1
1
1
1
4191
:
:
:
:
:
:
:
:
:
1
0
0
1
1
1
1
1
2079
:
:
:
:
:
:
:
:
:
1
0
1
0
1
1
1
1
1023
:
:
:
:
:
:
:
:
:
1
0
1
1
1
1
1
1
495
:
:
:
:
:
:
:
:
:
1
1
0
0
1
1
1
1
231
:
:
:
:
:
:
:
:
:
1
1
0
1
1
1
1
1
99
:
:
:
:
:
:
:
:
:
D7
D6
D5
Sign
Chord
Chord
Chord
1
0
0
:
:
1
8159
7903
:
4319
4063
:
2143
2015
:
1055
991
:
511
479
:
239
223
:
103
95
:
35
1
1
1
0
1
1
1
1
33
31
:
3
:
:
:
:
:
:
:
:
:
1
1
:
1
1
:
1
1
:
1
1
:
1
1
:
1
1
:
1
1
:
1
0
:
1
2
:
0
0
Notes:
Sign bit = 0 for negative values, sign bit = 1 for positive values
NAU8502 Datasheet Rev2.5
Page 85 of 93
Aug, 2018
14.9 A-LAW ENCODE DECODE CHARACTERISTICS
Normalized
Encode
Decision
Levels
Digital Code
D4
D3
D2
D1
D0
Step
Step
Step
Step
Normalized
Decode
Levels
0
1
0
1
0
4032
:
:
:
:
:
:
:
0
1
0
0
1
0
1
2112
:
:
:
:
:
:
:
:
:
1
0
1
1
0
1
0
1
1056
:
:
:
:
:
:
:
:
:
1
0
0
0
0
1
0
1
528
:
:
:
:
:
:
:
:
:
1
0
0
1
0
1
0
1
264
:
:
:
:
:
:
:
:
:
1
1
1
0
0
1
0
1
132
:
:
:
:
:
:
:
:
:
1
1
1
0
0
1
0
1
66
:
:
:
:
:
:
:
:
:
1
1
0
1
0
1
0
1
1
D7
D6
D5
Sign
Chord
Chord
Chord
1
0
1
:
:
1
4096
3968
:
2176
2048
:
1088
1024
:
544
512
:
272
256
:
136
128
:
68
64
:
2
0
Notes:
1. Sign bit = 0 for negative values, sign bit = 1 for positive values
2. Digital code includes inversion of all even number bits
NAU8502 Datasheet Rev2.5
Page 86 of 93
Aug, 2018
14.10
µ-LAW / A-LAW CODES FOR ZERO AND FULL SCALE
µ-Law
Level
A-Law
Sign bit
(D7)
Chord bits
(D6,D5,D4)
Step bits
(D3,D2,D1,D0)
Sign bit
(D7)
Chord bits
(D6,D5,D4)
Step bits
(D3,D2,D1,D0)
+ Full Scale
1
000
0000
1
010
1010
+ Zero
1
111
1111
1
101
0101
- Zero
0
111
1111
0
101
0101
- Full Scale
0
000
0000
0
010
1010
14.11
µ-LAW / A-LAW OUTPUT CODES (DIGITAL MW)
µ-Law
Sample
A-Law
Sign bit
(D7)
Chord bits
(D6,D5,D4)
Step bits
(D3,D2,D1,D0)
Sign bit
(D7)
Chord bits
(D6,D5,D4)
Step bits
(D3,D2,D1,D0)
1
0
001
1110
0
011
0100
2
0
000
1011
0
010
0001
3
0
000
1011
0
010
0001
4
0
001
1110
0
011
0100
5
1
001
1110
1
011
0100
6
1
000
1011
1
010
0001
7
1
000
1011
1
010
0001
8
1
001
1110
1
011
0100
NAU8502 Datasheet Rev2.5
Page 87 of 93
Aug, 2018
15 DIGITAL FILTER CHARACTERISTICS
PARAMETER
TEST
CONDITIONS
MIN
+/- 0.025dB
0
TYP
MAX
UNIT
ADC Filter
0.454*fs
Passband
-6dB
0.5*fs
Passband Ripple
+/-0.025
Stopband
dB
0.546*fs
Stopband
Attenuation
f > 0.546*fs
-60
Group Delay
dB
21/fs
ADC High Pass Filter
High Pass Filter
Corner Frequency
-3dB
3.7
-0.5dB
10.4
-0.1dB
21.6
Hz
Table 57 Digital Filter Characteristics
TERMINOLOGY
1. Stop Band Attenuation (dB) – the degree to which the frequency spectrum is attenuated (outside audio band)
2. Pass-band Ripple – any variation of the frequency response in the pass-band region
3. Note that this delay applies only to the filters and does not include
NAU8502 Datasheet Rev2.5
Page 88 of 93
Aug, 2018
16 TYPICAL APPLICATION
2.2 K ohm
2.2 K ohm
1uF
1uF
4.7uF
1uF
1uF
2.2 K ohm
2.2 K ohm
P1IN
P2OUT
RLINOUT
1uF
17
18
MIC2N
19
MIC2P
20
MIC1N
MIC1P
21
23
24
1uF
22
P1OUT
LLINOUT
1uF
1uF
25
16
26
15
27
14
P2IN
1uF
VMID
VDDA/ LDOVOUT
4.7uF
VREF
4.7uF
GPIO/SO
GPIO
VSSA1
CSb
NAU8502
Stereo AUDIO ADC
QFN 32-pin
28
29
13
12
30
11
31
10
32
9
LDOVIN
MICBIAS
10 K ohm
4.7uF 5V
4.7uF
VSSA2
LDOENABLE
FS
200 Ohm
SDIO
ADCOUT
8
BCLK
7
MCLK
6
MODE
5
VSSD
4
VDDC
3
VDDB
2
SCLK
GPIO
1
33PF
0 Ohm
33PF
200 Ohm
4.7uF
Figure 39: Application Diagram for 32-Pin QFN
Note 1: All non-polar capacitors are assumed to be low ESR type parts, such as with MLC construction or similar. If
capacitors are not low ESR, additional 0.1uF and/or 0.01uF capacitors may be necessary in parallel with the
bulk 4.7uF capacitors on the supply rails.
Note 2: Load resistors to ground on outputs may be helpful in some applications to insure a DC path for the output
capacitors to charge/discharge to the desired levels. If the output load is always present and the output load
provides a suitable DC path to ground, then the additional load resistors may not be necessary. If needed,
such load resistors are typically a high value, but a value dependent upon the application requirements.
Note 3: To minimize pops and clicks, large polarized output capacitors should be a low leakage type.
Note 4: Depending on the microphone device and PGA gain settings, common mode rejection can be improved by
choosing the resistors on each node of the microphone such that the impedance presented to any noise on
either microphone wire is equal.
Note 5; SCLK and SDIO can use low pass filters to filter out glitch. The low pass filter corner frequency range is
from 8MHz to 33MHz depending on PCB parasitic.
NAU8502 Datasheet Rev2.5
Page 89 of 93
Aug, 2018
PACKAGE SPECIFICATION
32-lead plastic QFN 32L; 5X5mm2, 0.8mm thickness, 0.5mm lead pitch
QFN32 Package
NAU8502 Datasheet Rev2.5
Page 90 of 93
Aug, 2018
17 ORDERING INFORMATION
Part Number
Dimension
Package
NAU8502YG
5x5 mm
QFN-32
Package
Material
Green
NAU8502 _ _
Package Material:
G
=
Pb-free Package
Package Type:
Y
= 32-Pin QFN Package
NAU8502 Datasheet Rev2.5
Page 91 of 93
Aug, 2018
18 REVISION HISTORY
VERSION
DATE
0.99
June 2011
1.0
January , 2012
2.0
September,
2012
2.1
October, 2013
2.2
March, 2014
PAGE
88, 90
DESCRIPTION
Changed the package reference to 32 QFN from 24 Pin QFN
88
Corrected the 32QFN package diagram
79
Corrected 2 wire interface timing diagram
83
Corrected rising/fall time specification of I2S
88
Modified application circuit
2.3
Nov. 2014
79
I2C Isdios setup time
2.4
Jan 2015
1
Updated AECQ100 description
2.5
August 2018
88, 89
NAU8502 Datasheet Rev2.5
Low pass filters are added for I2C
Page 92 of 93
Aug, 2018
Important Notice
Nuvoton Products are neither intended nor warranted for usage in systems or equipment,
any malfunction or failure of which may cause loss of human life, bodily injury or severe
property damage. Such applications are deemed, “Insecure Usage”.
Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic
energy control instruments, airplane or spaceship instruments, the control or operation of
dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all
types of safety devices, and other applications intended to support or sustain life.
All Insecure Usage shall be made at customer’s risk, and in the event that third parties lay
claims to Nuvoton as a result of customer’s Insecure Usage, customer shall indemnify the
damages and liabilities thus incurred by Nuvoton.
NAU8502 Datasheet Rev2.5
Page 93 of 93
Aug, 2018
工商网监
湘ICP备2023018690号
