MR2A08AMA35R

MR2A08A FEATURES 512K x 8 MRAM Memory • Fast 35ns Read/Write Cycle • SRAM Compatible Timing, Uses Existing SRAM Controllers Without Redesign • Unlimited Read & Write Endurance • Data Always Non-volatile for >20 years at Temperature • One Memory Replaces Flash, SRAM, EEPROM and BBSRAM in System for Simpler, More Efficient Design • Replace battery-backed SRAM solutions with MRAM to eliminate battery assembly, improving reliability • 3.3 Volt Power Supply • Automatic Data Protection on Power Loss • Commercial, Industrial, Automotive Temperatures • RoHS-Compliant SRAM TSOP2 Package • RoHS-Compliant SRAM BGA Package • AEC-Q100 Grade 1 Qualified RoHS INTRODUCTION The MR2A08A is a 4,194,304-bit magnetoresistive random access memory (MRAM) device organized as 524,288 words of 8 bits. The MR2A08A offers SRAM compatible 35ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20 years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification. The MR2A08A is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly. The MR2A08A is available in a small footprint 400-mil, 44-lead plastic small-outline TSOP type 2 package or an 8 mm x 8 mm, 48-pin ball grid array (BGA) package with 0.75 mm ball centers. These packages are compatible with similar low-power SRAM products and other non-volatile RAM products. The MR2A08A provides highly reliable data storage over a wide range of temperatures. The product is offered with commercial temperature range (0 to +70 °C), industrial temperature range (-40 to +85 °C), and AEC-Q100 Grade 1 temperature range (-40 to +125 °C) options. CONTENTS 1. DEVICE PIN ASSIGNMENT......................................................................... 2 2. ELECTRICAL SPECIFICATIONS................................................................. 4 3. TIMING SPECIFICATIONS.......................................................................... 7 4. ORDERING INFORMATION....................................................................... 11 5. MECHANICAL DRAWING.......................................................................... 12 6. REVISION HISTORY...................................................................................... 14 How to Reach Us.......................................................................................... 14 Copyright © 2018 Everspin Technologies, Inc. 1 MR2A08A Rev. 6.3, 3/2018 MR2A08A 1. DEVICE PIN ASSIGNMENT Figure 1.1 Block Diagram G A[18:0] 19 E W OUTPUT ENABLE BUFFER ADDRESS BUFFER OUTPUT ENABLE 9 10 CHIP ENABLE BUFFER ROW DECODER COLUMN DECODER 8 SENSE AMPS 512k x 8 BIT MEMORY ARRAY WRITE ENABLE BUFFER 8 FINAL WRITE DRIVERS 8 OUTPUT BUFFER 8 8 WRITE DRIVER 8 DQ[7:0] WRITE ENABLE Table 1.1 Pin Functions Signal Name Function A Address Input E Chip Enable W Write Enable G Output Enable DQ Data I/O VDD Power Supply VSS Ground DC Do Not Connect NC No Connection - Pin 2, 43 (TSOPII); Ball H6, G2 (BGA) Reserved For Future Expansion Copyright © 2018 Everspin Technologies, Inc. 2 MR2A08A Rev. 6.3, 3/2018 MR2A08A DEVICE PIN ASSIGNMENT Figure 1.2 Pin Diagrams for Available Packages (Top View) DC NC A0 A1 A2 A3 A4 E DQ0 DQ1 VDD VSS DQ2 DQ3 W A5 A6 A7 A8 A9 DC DC 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 DC NC DC A18 A17 A16 A15 G DQ7 DQ6 VSS VDD DQ5 DQ4 DC 1 2 3 4 5 6 DC G A0 A1 A2 DC A NC DC A3 A4 E DC B DQ0 NC A5 A6 NC DQ4 C VSS DQ1 A17 A7 DQ5 VDD D VDD DQ2 DC A16 DQ6 VSS E A14 A13 A12 DQ3 NC A14 A15 NC DQ7 F NC NC A12 A13 W NC G A11 A10 A18 A8 A9 A10 A11 NC H DC DC 44 Pin TSOP2 48 Pin FBGA Table 1.2 Operating Modes E1 G1 W1 Mode VDD Current DQ[7:0]2 H X X Not selected ISB1, ISB2 Hi-Z L H H Output disabled IDDR Hi-Z L L H Byte Read IDDR DOut L X L Byte Write IDDW Din 1 H = high, L = low, X = don’t care 2 Hi-Z = high impedance Copyright © 2018 Everspin Technologies, Inc. 3 MR2A08A Rev. 6.3, 3/2018 MR2A08A 2. ELECTRICAL SPECIFICATIONS Absolute Maximum Ratings This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits. The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings. Table 2.1 Absolute Maximum Ratings1 Symbol Parameter Temp Range Package Value Unit VDD Supply voltage 2 - - -0.5 to 4.0 V VIN Voltage on any pin 2 - - -0.5 to VDD + 0.5 V IOUT Output current per pin - - ±20 mA PD Package power dissipation 3 - Note 3 0.600 W TBIAS Temperature under bias Commercial - -10 to 85 Industrial - -45 to 95 AEC-Q100 Grade 1 - -45 to 130 °C Tstg Storage Temperature - - -55 to 150 °C TLead Lead temperature during solder (3 minute max) - - 260 °C Commercial TSOP2, BGA 2,000 BGA 2,000 TSOP2 10,000 TSOP2 2,000 TSOP2, BGA 8,000 BGA 8,000 TSOP2 10,000 TSOP2 8,000 Hmax_write Maximum magnetic field during write Industrial AEC-Q100 Grade 1 Commercial Hmax_read Maximum magnetic field during read or standby Industrial AEC-Q100 Grade 1 A/m A/m Notes: 1. Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability. 2. All voltages are referenced to VSS. 3. Power dissipation capability depends on package characteristics and use environment. Copyright © 2018 Everspin Technologies, Inc. 4 MR2A08A Rev. 6.3, 3/2018 MR2A08A Electrical Specifications Table 2.2 Operating Conditions Parameter Symbol Min Typical Max Unit Power supply voltage 1 VDD 3.0 3.3 3.6 V Write inhibit voltage VWI 2.5 2.7 3.0 1 V Input high voltage VIH 2.2 - VDD + 0.3 2 V Input low voltage VIL -0.5 3 - 0.8 V Temperature under bias MR2A08A (Commercial) MR2A08AC (Industrial) TA MR2A08AM (AEC-Q100 Grade 1)4 0 70 -40 85 -40 125 °C There is a 2 ms startup time once VDD exceeds VDD,(min). See Power Up and Power Down Sequencing below. VIH(max) = VDD + 0.3 VDC ; VIH(max) = VDD + 2.0 VAC (pulse width ≤ 10 ns) for I ≤ 20.0 mA. 3 VIL(min) = -0.5 VDC ; VIL(min) = -2.0 VAC (pulse width ≤ 10 ns) for I ≤ 20.0 mA. 4 AEC-Q100 Grade 1 temperature profile assumes 10% duty cycle at maximum temperature (2-years out of 20-year life) 1 2 Power Up and Power Down Sequencing The MRAM is protected from write operations whenever VDD is less than VWI. As soon as VDD exceeds VDD(min), there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize. The E and W control signals should track VDD on power up to VDD- 0.2 V or VIH (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives E and W should hold the signals high with a power-on reset signal for longer than the startup time. During power loss or brownout where VDD goes below VWI, writes are protected and a startup time must be observed when power returns above VDD(min). Figure 2.1 Power Up and Power Down Diagram VWI VDD BROWNOUT or POWER LOSS 2 ms STARTUP READ/WRITE INHIBITED 2 ms RECOVER NORMAL OPERATION READ/WRITE INHIBITED NORMAL OPERATION VIH VIH E W Copyright © 2018 Everspin Technologies, Inc. 5 MR2A08A Rev. 6.3, 3/2018 MR2A08A Electrical Specifications Table 2.3 DC Characteristics Parameter Symbol Min Max Unit Input leakage current Ilkg(I) - ±1 μA Output leakage current Ilkg(O) - ±1 μA VOL - 0.4 V Output low voltage (IOL = +4 mA) (IOL = +100 μA) Output high voltage VSS + 0.2 (IOL = -4 mA) VOH 2.4 (IOL = -100 μA) - V VDD - 0.2 Table 2.4 Power Supply Characteristics Parameter AC active supply current - read modes1 (IOUT= 0 mA, VDD= max) Symbol Typical Max Unit IDDR 30 66 mA 90 135 90 135 90 135 ISB1 13 20 mA ISB2 8 10 mA AC active supply current - write modes1 (VDD= max) Commercial Grade Industrial Grade IDDW AEC-Q100 Grade mA AC standby current (VDD= max, E = VIH) no other restrictions on other inputs CMOS standby current (E ≥ VDD - 0.2 V and VIn ≤ VSS + 0.2 V or ≥ VDD - 0.2 V) (VDD = max, f = 0 MHz) 1 All active current measurements are measured with one address transition per cycle and at minimum cycle time. Copyright © 2018 Everspin Technologies, Inc. 6 MR2A08A Rev. 6.3, 3/2018 MR2A08A 3. TIMING SPECIFICATIONS Table 3.1 Capacitance1 Parameter 1 Symbol Typical Max Unit Address input capacitance CIn - 6 pF Control input capacitance CIn - 6 pF Input/Output capacitance CI/O - 8 pF Value Unit Logic input timing measurement reference level 1.5 V Logic output timing measurement reference level 1.5 V 0 or 3.0 V 2 ns f = 1.0 MHz, dV = 3.0 V, TA = 25 °C, periodically sampled rather than 100% tested. Table 3.2 AC Measurement Conditions Parameter Logic input pulse levels Input rise/fall time Output load for low and high impedance parameters See Figure 3.1 Output load for all other timing parameters See Figure 3.2 Figure 3.1 Output Load Test Low and High ZD= 50 Ω Output RL = 50 Ω VL = 1.5 V Figure 3.2 Output Load Test All Others 3.3 V 590 Ω Output 5 pF 435 Ω Copyright © 2018 Everspin Technologies, Inc. 7 MR2A08A Rev. 6.3, 3/2018 MR2A08A Timing Specifications Read Mode Table 3.3 Read Cycle Timing1 Parameter Symbol Min Max Unit Read cycle time tAVAV 35 - ns Address access time tAVQV - 35 ns Enable access time2 tELQV - 35 ns Output enable access time tGLQV - 15 ns Output hold from address change tAXQX 3 - ns Enable low to output active3 tELQX 3 - ns Output enable low to output active3 tGLQX 0 - ns Enable high to output Hi-Z3 tEHQZ 0 15 ns Output enable high to output Hi-Z3 tGHQZ 0 10 ns W is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles. 2 Addresses valid before or at the same time E goes low. 3 This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage. 1 Figure 3.3A Read Cycle 1 t AVAV A (ADDRESS) t AXQX Q (DATA OUT) Previous Data Valid Data Valid t AVQV Note: Device is continuously selected (E ≤ VIL, G ≤ VIL). Figure 3.3B Read Cycle 2 t AVAV A (ADDRESS) t AVQV E (CHIP ENABLE) t ELQV t EHQZ t ELQX G (OUTPUT ENABLE) Q (DATA OUT) Copyright © 2018 Everspin Technologies, Inc. t GHQZ t GLQV t GLQX Data Valid 8 MR2A08A Rev. 6.3, 3/2018 MR2A08A Timing Specifications Table 3.4 Write Cycle Timing 1 (W Controlled)1 Parameter Symbol Min Max Unit Write cycle time 2 tAVAV 35 - ns Address set-up time tAVWL 0 - ns Address valid to end of write (G high) tAVWH 18 - ns Address valid to end of write (G low) tAVWH 20 - ns 15 - ns 15 - ns tWLWH Write pulse width (G high) tWLEH tWLWH Write pulse width (G low) tWLEH Data valid to end of write tDVWH 10 - ns Data hold time tWHDX 0 - ns Write low to data Hi-Z 3 tWLQZ 0 12 ns Write high to output active 3 tWHQX 3 - ns Write recovery time tWHAX 12 - ns All write occurs during the overlap of E low and W low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If G goes low at the same time or after W goes low, the output will remain in a high impedance state. After W or E has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between E being asserted low in one cycle to E being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device. 2 All write cycle timings are referenced from the last valid address to the first transition address. 3 This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage. At any given voltage or temperature, tWLQZ(max) < tWHQX(min) 1 Figure 3.4 Write Cycle Timing 1 (W Controlled) t AVAV A (ADDRESS) t AVWH t WHAX E (CHIP ENABLE) t WLEH t WLWH W (WRITE ENABLE) t AVWL t DVWH D (DATA IN) t WHDX DATA VALID t WLQZ Q (DATA OUT) Hi -Z Hi -Z t WHQX Copyright © 2018 Everspin Technologies, Inc. 9 MR2A08A Rev. 6.3, 3/2018 MR2A08A Timing Specifications Table 3.5 Write Cycle Timing 2 (E Controlled) 1 Parameter Symbol Min Max Unit Write cycle time 2 tAVAV 35 - ns Address set-up time tAVEL 0 - ns Address valid to end of write (G high) tAVEH 18 - ns Address valid to end of write (G low) tAVEH 20 - ns 15 - ns 15 - ns tELEH Enable to end of write (G high) tELWH tELEH Enable to end of write (G low) 3 tELWH Data valid to end of write tDVEH 10 - ns Data hold time tEHDX 0 - ns Write recovery time tEHAX 12 - ns All write occurs during the overlap of E low and W low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If G goes low at the same time or after W goes low, the output will remain in a high impedance state. After W or E has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between E being asserted low in one cycle to E being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device. 2 All write cycle timings are referenced from the last valid address to the first transition address. 3 If E goes low at the same time or after W goes low, the output will remain in a high-impedance state. If E goes high at the same time or before W goes high, the output will remain in a high-impedance state. 1 Figure 3.5 Write Cycle Timing 2 (E Controlled) t AVAV A (ADDRESS) t AVEH t EHAX t ELEH E (CHIP ENABLE) t AVEL t ELWH W (WRITE ENABLE) t DVEH D (DATA IN) Data Valid Hi-Z Q (DATA OUT) Copyright © 2018 Everspin Technologies, Inc. t EHDX 10 MR2A08A Rev. 6.3, 3/2018 MR2A08A 4. ORDERING INFORMATION Figure 4.1 Part Numbering System MR 2 A 08 A C YS 35 R Carrier (Blank = Tray, R = Tape & Reel) Speed (35 ns) Package (YS = TSOP2, MA = FBGA) Temperature Range (Blank= Commercial (0 to +70 °C, C= Industrial (-40 to +85 °C, M= AECQ100 Grade 1 (-40 to +125 °C) Revision Data Width (08 = 8-Bit, 16 = 16-bit) Type (A = Asynchronous, S = Synchronous) Density (256 = 256 Kb, 0 = 1Mb, 1 =2Mb, 2 =4Mb, 4 =16Mb) Magnetoresistive RAM (MR) Table 4.1 Available Parts Part Number Description MR2A08AYS35 MR2A08ACYS35 MR2A08AMYS35 3.3 V 512Kx8 MRAM Commercial 44-TSOP2 3.3 V 512Kx8 MRAM Industrial 44-TSOP2 3.3 V 512Kx8 MRAM AEC-Q100 Grade 1 44-TSOP2 Tray Tray Tray MR2A08AYS35R 3.3 V 512Kx8 MRAM Commercial 44-TSOP2 Tape & Reel 0 to +70 °C MR2A08ACYS35R MR2A08AMYS35R MR2A08AMA35 MR2A08ACMA35 MR2A08AMA35R MR2A08ACMA35R 3.3 V 512Kx8 MRAM Industrial 3.3 V 512Kx8 MRAM AEC-Q100 Grade 1 3.3 V 512Kx8 MRAM Commercial 3.3 V 512Kx8 MRAM Industrial 3.3 V 512Kx8 MRAM T&R Commercial 3.3 V 512Kx8 MRAM T&R Industrial 44-TSOP2 44-TSOP2 48-BGA 48-BGA 48-BGA 48-BGA Tape & Reel Tape & Reel Tray Tray Tape & Reel Tape & Reel -40 to +85 °C -40 to +125 °C 0 to +70 °C -40 to +85 °C 0 to +70 °C -40 to +85 °C Copyright © 2018 Everspin Technologies, Inc. Package 11 Ship Pack Temp Range 0 to +70 °C -40 to +85 °C -40 to +125 °C MR2A08A Rev. 6.3, 3/2018 MR2A08A 5. MECHANICAL DRAWING Figure 5.1 TSOP2 Print Version Not To Scale 1. Dimensions and tolerances per ASME Y14.5M - 1994. 2. Dimensions in Millimeters. 3. Dimensions do not include mold protrusion. 4. Dimension does not include DAM bar protrusions. DAM Bar protrusion shall not cause the lead width to exceed 0.58. Copyright © 2018 Everspin Technologies, Inc. 12 MR2A08A Rev. 6.3, 3/2018 MR2A08A Mechanical Drawings Figure 5.2 FBGA TOP VIEW SIDE VIEW BOTTOM VIEW Print Version Not To Scale 1. Dimensions in Millimeters. 2. Dimensions and tolerances per ASME Y14.5M - 1994. 3. Maximum solder ball diameter measured parallel to DATUM A 4. DATUM A, the seating plane is determined by the spherical crowns of the solder balls. 5. Parallelism measurement shall exclude any effect of mark on top surface of package. Copyright © 2018 Everspin Technologies, Inc. 13 MR2A08A Rev. 6.3, 3/2018 MR2A08A 6. REVISION HISTORY Revision Date 1 Oct 29, 2007 2 Sep 12, 2008 3 Apr 10, 2009 Add typical and worst case current specifications 4 July 6, 2009 Changed datasheet from Preliminary to Production except where noted. Updated format. 5 Dec 16, 2011 Added AEC-Q100 Grade 1 temp performance specifications to Table 2.1, Table 2.2, addition of AEC-Q100 Grade 1 and revision of IDDW Typical values in Table 2.4. AEC-Q100 Grade 1 ordering options added to Figure 4.1 and Table 4.1. Changed TSOP-II to TSOP2 everywhere. New logo design. Cosmetic revision to Table 2.1. 6 August 2, 2012 Improved magnetic immunity for Industrial and Extended Grades. Revised Power Up/Power Down Diagram. 6.1 May 19, 2015 Revised contact information. 6.2 June 11, 2015 Corrected Japan Sales Office telephone number. 6.3 Description of Change Designate pin 23, 24, 42 of TSOPII as DC "Don't Connect" pins since these pins should remain floating at all times. Functional operation of E2 pin defined. Reformat Datasheet for Everspin, Delete E2 pin Function, Add BGA Package Information Add Tape & Reel Part Numbers, Add Power Sequencing Info, Correct IOH Spec For VOH to -100 uA, Correct ac Test Conditions March 23, 2018 Update the Contact Us table Copyright © 2018 Everspin Technologies, Inc. 14 MR2A08A Rev. 6.3, 3/2018 HOW TO CONTACT US Everspin Technologies, Inc. How to Reach Us: Home Page: www.everspin.com World Wide Information Request WW Headquarters - Chandler, AZ 5670 W. Chandler Blvd., Suite 100 Chandler, Arizona 85226 Tel: +1-877-480-MRAM (6726) Local Tel: +1-480-347-1111 Fax: +1-480-347-1175 support@everspin.com orders@everspin.com sales@everspin.com Europe, Middle East and Africa Everspin Europe Support support.europe@everspin.com Japan Everspin Japan Support support.japan@everspin.com Asia Pacific Everspin Asia Support support.asia@everspin.com Filename: Information in this document is provided solely to enable system and software implementers to use Everspin Technologies products. There are no express or implied licenses granted hereunder to design or fabricate any integrated circuit or circuits based on the information in this document. Everspin Technologies reserves the right to make changes without further notice to any products herein. Everspin makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Everspin Technologies assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters, which may be provided in Everspin Technologies data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including “Typicals” must be validated for each customer application by customer’s technical experts. Everspin Technologies does not convey any license under its patent rights nor the rights of others. Everspin Technologies products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Everspin Technologies product could create a situation where personal injury or death may occur. Should Buyer purchase or use Everspin Technologies products for any such unintended or unauthorized application, Buyer shall indemnify and hold Everspin Technologies and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Everspin Technologies was negligent regarding the design or manufacture of the part. Everspin™ and the Everspin logo are trademarks of Everspin Technologies, Inc. All other product or service names are the property of their respective owners. Copyright © Everspin Technologies, Inc. 2018 EST00170_MR2A08A_Datasheet_Rev6.3 032318 Copyright © 2018 Everspin Technologies, Inc. 15 MR2A08A Rev. 6.3, 3/2018