PRELIMINARY
WMS7201
256-TAP NON-VOLATILE DIGITAL POTENTIOMETER
-1-
Publication Release Date: April 22, 2005
Revision 1.2
WMS7201
1. GENERAL DESCRIPTION
The WMS7201 is a 256-tap, single-channel non-volatile digital potentiometer available in 10KΩ, 50KΩ
and 100KΩ end-to-end resistances. These devices can be used as a three-terminal potentiometer or
as a two terminal variable resistor in a wide variety of applications.
The output of the potentiometer is determined by the wiper position, which varies linearly between VA
and VB terminal according to the content stored in the volatile Tap Register (TR). The settings of the
TR can be provided either directly by the user through the industry standard SPI interface, or by the
non-volatile memory (NVMEM0~3) where the previous settings are stored. When changes are made
to the TR to establish a new wiper position, the value of the setting can be saved into any non-volatile
memory location (NVMEM0~3) by executing a NVMEM save operation. Upon powerup the content of
the NVMEM0 is automatically loaded to the Tap Register.
The WMS7201 contains a single potentiometer in 8-pin PDIP, SOIC, MSOP or 10 pin TSSOP
packages and can operate over a wide operating voltage range from 2.7V to 5.5V. A selectable output
buffer is built-in for those applications where an output buffer is required.
2. FEATURES
•
256 taps for the potentiometer
•
End-to-end resistance available in 10KΩ, 50KΩ and 100KΩ
•
Selectable output buffer for each channel
•
SPI Serial Interface for data transfer and potentiometer control
•
Daisy-chain operation for multiple devices (10-pin TSSOP package only)
•
Nonvolatile storage of four wiper positions per channel with power-on recall from NVMEM0
•
Low standby current (1μA Max. with output buffer inactive)
•
Endurance 100K typical stores per bit
•
Register Data Retention 100 years
•
Industrial temperature range: -40 ~ 85°C
•
Wide operating voltage range: 2.7V ~ 5.5V
•
Package option:
8-pin MSOP, 8-pin SOIC, 8-pin PDIP, 10-pin TSSOP
-2-
WMS7201
CS
Interface
SDI
MUX
Serial
VA1
Decoder
CLK
Tap Register
3. BLOCK DIAGRAM
VW1
VB1
1
SDO
NV Memory
1
WP
VDD
NV Memory
Control
Power on/Preset Mem Tap
9th
bit
3 Addressable Preset Tap values
9th
bit
VSS
FIGURE 1 – WMS7201 BLOCK DIAGRAM
Note 1: Available in 10-pin TSSOP packages only.
-3-
Publication Release Date: April 22, 2005
Revision 1.2
WMS7201
4. TABLE OF CONTENTS
1. GENERAL DESCRIPTION.................................................................................................................. 2
2. FEATURES ......................................................................................................................................... 2
3. BLOCK DIAGRAM .............................................................................................................................. 3
4. TABLE OF CONTENTS ...................................................................................................................... 4
5. PIN CONFIGURATION ....................................................................................................................... 5
6. PIN DESCRIPTION ............................................................................................................................. 5
7. FUNCTIONAL DESCRIPTION............................................................................................................ 7
7.1. Potentiometer and Rheostat Modes ............................................................................................. 7
7.1.1. Rheostat Configuration .......................................................................................................... 7
7.1.2. Potentiometer Configuration .................................................................................................. 7
7.2. Programming Modes .................................................................................................................... 7
7.3. Non-Volatile Memory (NVMEM) ................................................................................................... 8
7.3.1 Write Protect of NVMEM ......................................................................................................... 8
7.4 Flow Control................................................................................................................................... 8
7.5. Daisy Chain .................................................................................................................................. 9
7.6. Serial Data Iterface ..................................................................................................................... 10
7.7. Instruction Set ............................................................................................................................. 12
7.8. Basic Operation .......................................................................................................................... 12
7.8.1 Sending a Command ............................................................................................................ 12
7.8.2 Wake Up/Sleep/Power Commands ...................................................................................... 13
7.8.3 Write to Tap Register (TR) .................................................................................................... 13
7.8.4 Programming Non-Volatile Memory (NVMEM)..................................................................... 14
7.8.5 Reading Tap Register and NVMEM Location (10-pin TSSOP package only)...................... 15
8. TIMING DIAGRAMS.......................................................................................................................... 16
9. ABSOLUTE MAXIMUM RATINGS.................................................................................................... 18
10. ELECTRICAL CHARACTERISTICS ............................................................................................... 19
10.1 Test Circuits ............................................................................................................................... 21
11. TYPICAL APPLICATION CIRCUIT................................................................................................. 22
11.1. Layout Considerations .............................................................................................................. 24
12. PACKAGE DRAWINGS AND DEMINSIONS.................................................................................. 25
13. ORDERING INFORMATION........................................................................................................... 28
14. VERSION HISTORY ....................................................................................................................... 29
-4-
WMS7201
5. PIN CONFIGURATION
FIGURE 2 – PACKAGE TYPES
-5-
Publication Release Date: April 22, 2005
Revision 1.2
WMS7201
6. PIN DESCRIPTION
TABLE 1 – PIN DESCRIPTION
PIN NAME
PIN NO
2
I/O
DESCRIPTION
I
Serial Clock pin. Data Shifts in one bit at a time on positive clock
(CLK) edges
I
Chip Select pin. When CS is HIGH, WMS7201 is deselected and
the SDO pin is at high impedance, and (unless an internal write
cycle is underway) the device will be in the standby state. CS LOW
enables WMS7201, placing it in the active power mode. It should
be noted that after a power-up, a HIGH to LOW transition on CS is
required prior to the start of any operation.
I
Serial Data Input pin. All opcodes, byte addresses and data to be
written to the registers are input on this pin. Data is latched by the
rising edge of the serial clock.
O
Serial Data Output pin with open-drain output. During a read cycle,
data is shifted out on this pin. Data is clocked out by the falling
edge of the serial clock except for the 1st bit, which is clocked out
by the falling edge of CS. Also can be used to daisy-chain several
parts. (Only 10-pin TSSOP package)
NC
I
Hardware Write Protect pin. When active LOW WP prevents any
changes to the present contents except retrieving NVMEM
contents. (Only 10-pin TSSOP package)
VDD
8
-
Power Supply
VSS
4
-
Ground pin, logic ground reference
-
A terminal of potentiometer ‘1’, equivalent to the HI terminal
connection on a mechanical potentiometer
-
B terminal of potentiometer ‘1’, equivalent to the LO terminal
connection on a mechanical potentiometer
O
Wiper terminal of potentiometer ‘1’, equivalent to the wiper terminal
of a mechanical potentiometer
CLK
CS
1
3
SDI
SDO
WP
VA1
VB1
VW1
1
1
NC
7
5
6
-6-
WMS7201
7. FUNCTIONAL DESCRIPTION
The WMS7201 series, a family of 256-tap, nonvolatile digitally programmable potentiometers is
designed to operate as both a potentiometer or a variable resistor depending upon the output
configuration selected.
The chip can store four 9-bit words in nonvolatile memory (NVMEM0 ~ NVMEM3) and the word stored
in the NVMEM0 will be used to set the tap register values when the device is powered up.
The WMS7201 is controlled by a serial SPI interface that allows setting tap register value as well as
storing data in the nonvolatile memory.
7.1. POTENTIOMETER AND RHEOSTAT MODES
The WMS7201 can operate as either a rheostat or as a potentiometer (voltage divider). When in the
potentiometer configuration there are two possible modes. One is without the output buffer and the
other mode is with the output buffer. Selecting the mode is done by controlling bit D8 of the data
register. D8 = 0 sets the output buffer off and D8 = 1 sets it on.
Note that this bit can only be set by loading the value to the NVMEM with instructions #5 and
then loading the TAP register with instruction #6 from NVMEM. This bit cannot be controlled by
directly writing the value to the chip when the tap register is set.
7.1.1. Rheostat Configuration
The WMS7201 acts as a two terminal resistive element in the rheostat configuration where one
terminal is either one of the end point pins of the resistor (VA and VB) and the other terminal is the
wiper (VW) pin. This configuration controls the resistance between the two terminals and the
resistance can be adjusted by sending the corresponding tap register setting commands to the
WMS7201 or loading a pre-set tap register value from nonvolatile memory NVMEM0 ~ MVMEM3.
7.1.2. Potentiometer Configuration
In potentiometer configuration an input voltage is connected to one of the end point pins (VA or VB).
The voltage on the wiper pin will be proportional to the voltage difference between VA and VB and the
wiper setting. The resistance cannot be directly measured in this configuration.
7.2. PROGRAMMING MODES
Two program modes are available for the WMS7201:
•
Direct program mode. The tap register setting can be changed either by loading a
predetermined value from an external microcontroller or by using the UP/DOWN command.
The UP and DOWN commands change the tap register setting incrementally i.e., 1 LSB at a
time. The UP and DOWN commands will not wrap around at the ends of the scale.
•
NVMEM restore mode. One of the previously stored settings can be loaded into the TR
register from the non-volatile memory. Four 9-bit non-volatile memories, are available for to
store the tap register settings. The first register, NVMEM0, stores the favorite or default tap
register setting that will be loaded into the tap register at system power up or software power
on reset operation.
-7-
Publication Release Date: April 22, 2005
Revision 1.2
WMS7201
7.3. NON-VOLATILE MEMORY (NVMEM)
The WMS7201 has four NVMEM positions available for storing the output buffer operating mode and
the potentiometer setting. These NVMEM positions can be directly written through the SPI using a
write command (#5) with address and data bytes. Another command (#7) is available that stores the
current output buffer operating mode and potentiometer settings into the selected NVMEM position.
Bit A3 and A2 in the instruction byte decide which NVMEM position is used. (See Table 5)
The potentiometer is loaded with the value stored in the NVMEM position 0 on power up.
7.3.1 Write Protect of NVMEM
Write-Protect ( WP ) disables any changes of current content in the NVMEM regardless of the
commands, except that NVMEM setting can be retrieved using commands 4, 6 of Table 5. Therefore,
Write-Protect ( WP ) pin provides hardware NVMEM protection feature with WP tied to Vss. WP ,
which is active at logic LOW, should be tied directly to VDD if it is not being used. This function is only
available on the 10-pin package.
7.4 FLOW CONTROL
Reading and writing to NVMEM requires an internal access cycle to complete before the next
command can be sent.
Read Tap Register (#2)
Read NVMEM (#4)
Program NVMEM (#5)
Load Tap Register(#6)
Program NVMEM with Tap Register (#7)
-8-
WMS7201
7.5. DAISY CHAIN
Multiple devices can be controlled by the same bus without the need for extra CS lines from the
microcontroller by daisy chaining the devices with the SDO of the first device connected to SDI of the
next device as shown in figure 3 when using the 10-pin package.
VDD
CS
CLK
Micro
controller
SDO
CS
CLK
CS
CLK
CS
CLK
SDI SDO
SDI SDO
SDI SDO
Device
Device
Device
FIGURE 3 – DAISY CHAIN CONFIGURATION [10-PIN TSSOP PACKAGE ONLY]
A complete command is 24 bits including the instruction and the two data bytes. When shifting 24 bits
in to the first device in the chain, the 24 bits of the previous command will be shifted out. So to set up
two devices in a daisy chain, a total of 48 bits must be sent where the first 24 bits will be shifted out to
the second device and the 24 bits shifted in last will remain in the first device.
1. Command and data for device 2 is shifted into device 1, this will propagate to Device 2 when
the next 24 bits are shifted in.
Device
Command 1
Data
2
Data
2
Device
xx
xx
xx
2. Command and data for device 1 is shifted into device 1. Now Device 1 and 2 are correctly set
up. 10-pin TSSOP package only.
Device
Command 2
Data
1
Data
Device
Command 1
1
Data
2
Data
2
FIGURE 4 – DAISY CHAIN COMMAND EXAMPLE
-9-
Publication Release Date: April 22, 2005
Revision 1.2
WMS7201
7.6. SERIAL DATA ITERFACE
The WMS7201 contains a four-wire SPI interface:
•
SDO (Serial Data Output) Used for reading out the internal register contents and for daisy
chaining multiple devices on the 10-pin package.
•
SDI (Serial Data Input) Used for clocking in commands and potentiometer settings.
•
CS (Chip Select) This pin must be pulled LOW before starting to send a command and pulled
HIGH to signal the end of the command; this pin can be used to control multiple devices on
the bus.
•
CLK (Clock) The SDI bits are shifted in on the rising edge of the clock and SDO data is
shifted out on the falling edge of the clock.
The key features of this interface include:
•
Independently programmable Read & Write to all registers
•
Direct parallel refresh of Tap register from corresponding internal NVMEM registers
•
Increment and decrement instruction for Tap register
•
Nonvolatile storage of the present Tap register values into one of the four NVMEM registers
available.
•
Configurable output buffer amplifier to allow both the functions of a potentiometer and a
variable resistor
•
Four 9-bit non-volatile registers store four preset wiper positions and the first one will be
recalled to set the wiper position during power up.
The serial interface uses an SPI compatible uniform 24-bit word format as shown below. This format is
used for all members of the WMS720x family. The data is sent MSB first.
TABLE 2 – 24-BIT DATA WORD FORMAT
MSB
C3
LSB
C2
C1
C0
A3
A2
A1
A0
X
X
X
X
X
X
X
D8
D7
D6
D5
D4
D3
D2
D1
D0
C3-C0 are the command bits that control the operation of the digital potentiometer according to the
command instructions shown in the Instruction Set in Table 5 in Section 7.7.
A1 and A0 are the address bits that determine which channel is activated in the WMS720x family as
shown in the table below. For the WMS7201 A0 and A1 are always set to 0.
- 10 -
WMS7201
TABLE 3 – A1 AND A0 ADDRESS BIT DECODE TABLE
[A1 A0]
[0 0]
[0 1]
[1 0]
[1 1]
Channel
0
1
2
3
A3 and A2 are the address bits that decide which NVMEM memory to be accessed, as shown in the
table below.
TABLE 4 – A3 AND A2 ADDRESS BIT DECODE TABLE
[A3 A2]
[0 0]
[0 1]
[1 0]
[1 1]
NVMEM
0
1
2
3
D7-D0 are the data values to be loaded into the Tap Register to set the wiper position, while D8 is
used to set the output mode. D8 has to be loaded into the NVMEM0~3 first and then the “Load Tap
Register” command (#6) has be executed to load D8 into the output-selection MUX to set the output
mode. D8=0 sets the output to Buffer Off mode while D8=1 sets to Buffer On mode.
CS is taken LOW
before command
starts
CS
1
CLK
2 3
4 5
6
CS is taken HIGH
after command is
sent
7
8
9 1
0
C3 C2 C1 C0 A3 A2 A1 A0 x
`
SDI
x
1 1 1
1 2 3
x
x
1
4
x x
1 1 1
5 6 7
1 1
8 9
2
0
2 2
1 2
2 2
3 4
x D8 D7 D6 D5 D4 D3 D2 D1 D0
Note:
•
A multiple of 24 bits must always be sent or the
command will not be valid
•
Bits marked ‘x’ are don’t care bits.
FIGURE 5 – SPI COMMAND WAVEFORMS
- 11 -
Publication Release Date: April 22, 2005
Revision 1.2
WMS7201
7.7. INSTRUCTION SET
TABLE 5 – INSTRUCTION SET
Inst
No.
Instruction Byte
Data Byte 1
Data Byte 2
C3 C2 C1 C0 A3 A2 A1
A0
D15 D14 D13 D12 D11 D10 D9 D8
D7 D6 D5 D4 D3 D2 D1 D0
Operation
1
0
0
0
0
x x x x
x
x
x
x
x
x
x
x
x x x x x x x x
No Operation (NOP). Do nothing
2
1
1
0
0
x x A1 A0
x
x
x
x
x
x
x
x
x x x x x x x x
Read Tap Register and output
selection MUX register
3
0
1
0
0
x x A1 A0
x
x
x
x
x
x
x
x
D7 D6 D5 D4 D3 D2 D1 D0
Write to Tap Register with D7-D0
4
1
0
1
0 A3 A2 A1 A0
x
x
x
x
x
x
x
x
x x x x x x x x
Read NVMEM pointed to by A3-A0
5
0
0
1
0 A3 A2 A1 A0
x
D8
x
x
x
x
x
x
6
1
0
1
1 A3 A2 A1 A0
x
x
x
x
x
x
x
x
x x x x x x x x
Load Tap Register and output
selection MUX register with the
contents of NVMEM pointed to by
A3-A0
7
0
0
1
1 A3 A2 A1 A0
x
x
x
x
x
x
x
x
x x x x x x x x
Program NVMEM pointed to by
A3-A0 with the contents of Tap
Register and output selection MUX
register
8
0
1
1
1
x x A1 A0
x
x
x
x
x
x
x
x
x x x x x x x x
Up: Increment setting of TR by one
tap
9
1
1
1
1
x x A1 A0
x
x
x
x
x
x
x
x
x x x x x x x x
Down: Decrement setting of TR by
one tap
10
1
0
0
0
x x x x
x
x
x
x
x
x
x
x
x x x x x x x x
Sleep: Discontinue clock supply to
the logic and memories
11
0
0
0
1
x x x x
x
x
x
x
x
x
x
x
x x x x x x x x
Wake Up: Clock supply to the logic
and memories
12
1
1
0
1 A3 A2 A1 A0
x
x
x
x
x
x
x
x
x x x x x x x x
Byte-erase NVMEM pointed to by
A3-A0
13
1
0
0
1
x
x
x
x
x
x
x
x
x x x x x x x x
Power On Reset: Software reset
the part to the power up state
x x x x
D7 D6 D5 D4 D3 D2 D1 D0
Program NVMEM pointed to by
A3-A0 with D8-D0
Note: C3-C0 are the command op-code; A3, A2 are the NVMEM address; A1, A0 are the channel address.
7.8. BASIC OPERATION
This chapter describes the sequences of commands to send to the WMS7201 and how to use the
different features.
7.8.1 Sending a Command
1. Take the chip out of SLEEP mode.
2. Check that the write protect is set correctly if writing to NVMEM (10-pin TSSOP package
only).
3. Pull the CS pin LOW before sending data to the device.
- 12 -
WMS7201
4. 24 clock pulses are sent for each command. SDI must be valid on the rising edge of the clock,
SDO is valid on the falling edge of the clock or CS .
5. Take CS HIGH after the command has completed
6. If command 2, 4, 5, 6 or 7 is sent, wait TSV time before sending the next command.
7.8.2 Wake Up/Sleep/Power Commands
The chip is in SLEEP mode after:
•
VDD is applied
•
A Power on Reset command is sent
•
A SLEEP command is sent
Before any operations can be performed the WAKE UP command must be sent.
When a SLEEP command is sent, the chip retains its resistor settings as long as the chip is powered
up but cannot accept any other commands than a WAKE UP command.
TABLE 6 – POWER RELATED COMMANDS
Inst.
No.
Command
Name:
Command Byte
Data Byte 1
Data Byte 2
Comment
11
Wake Up
0001xxxx
xxxxxxxx
xxxxxxxx
Wake Up entire chip
10
Sleep
1000xxxx
xxxxxxxx
xxxxxxxx
Send chip into power
save mode
13
Power on Reset
1001xxxx
xxxxxxxx
xxxxxxxx
Reset Chip
1
NOP
0000xxxx
xxxxxxxx
xxxxxxxx
Dummy instruction
The commands above control the entire chip.
7.8.3 Write to Tap Register (TR)
The microcontroller can write a value directly into the tap register or send an increment or decrement
command to control the tap register. Alternatively, the contents of an NVMEM location can be written
to the tap register. The only way to change the output buffer mode is to write the desired value of bit
D8 into an NVMEM location and then load the corresponding NVMEM location into the tap register.
- 13 -
Publication Release Date: April 22, 2005
Revision 1.2
WMS7201
TABLE 7 – WRITING TO THE TAP REGISTERS
Inst.
No.
Comman
d Name:
Command Byte
Data Byte 1
Data Byte 2
Comment
3
Write to
Tap
Register
0100
x
x00
xxxxxxxx
D7 D6 D5 D4 D3 D2 D1 D0
Writes a value to the
tap register.
8
Up
0111
x
x00
xxxxxxxx
xxxxxxxx
Increment tap
register value by one
9
Down
1111
x
x00
xxxxxxxx
xxxxxxxx
Decrement tap
register value by one
6
Load Tap
Register
1 0 1 1 A3 A2 0 0
xxxxxxxx
xxxxxxxx
Load the selected
NVMEM location into
the tap register
7.8.4 Programming Non-Volatile Memory (NVMEM)
The value stored in the NVMEM location is 9 bits, the 8 bits (D7-D0) of the tap register plus 1 bit (D8)
of the output buffer mode. The NVMEM position must be erased before writing to it. There are two
ways to program a value into NVMEM.
Write a value directly from the microcontroller.
Load the current potentiometer setting into NVMEM.
TABLE 8 – PROGRAMMING NVMEM
Inst.
No
Command
Name
Command Byte
Data Byte 1
Data Byte 2
12
Erase
NVMEM
1 1 0 1 A3 A2 0 0
xxxxxxxx
x
5
Program
NVMEM
0 0 1 0 A3 A2 0 0
x x x x x x x D8
D7 D6 D5 D4 D3 D2 D1 D0
Writes a value to the
NVMEM register.
7
Program
NVMEM
with Tap
Register
0 0 1 1 A3 A2 0 0
xxxxxxxx
x
Takes the current
potentiometer settings and
saves in the selected
NVMEM location.
x
x
x
x
x
x
Comment
x
x
For programming NVMEM, the following sequence must be followed:
1. Erase word at NVMEM location
2. Program word at NVMEM location
- 14 -
x
x
x
x
x
x
Erases the 9 bit word
pointed to by A3, A2, A1
and A0.
WMS7201
7.8.5 Reading Tap Register and NVMEM Location (10-pin TSSOP package only)
The contents of the tap register or any NVMEM location can be read back through the SDO pin. When
a command is sent, the data is clocked out on the falling edge of the clock. Since daisy-chain
operation requires data from one command to be clocked out when the next command arrives, any
read command must be followed by another command to get the correct data on the SDO pin.
TABLE 9 – READING THE TAP REGISTER
Inst.
No.
Command
Name:
Command Byte
Data Byte 1
Data Byte 2
Comment
4
Read
NVMEM
1 0 1 0 A3 A2 0 0
xxxxxxxx
x
x
x
x
x
x
x
x
Read the value of the
selected NVMEM
location
2
Read Tap
Register
1100
x
x00
xxxxxxxx
x
x
x
x
x
x
x
x
Read the value of the
selected tap register
1
NOP to
Read
Register
0000
x
xxx
x x x x x x x D8
D7 D6 D5 D4 D3 D2 D1 D0
Output data to SDO
pin
To read the contents of either the tap register or a NVMEM location, the following sequence must be
followed.
1. Send the desired read command (#2 or #4)
2. Send another command such as NOP and read the SDO pin on the falling edge of the clock.
The other command could be any command, but to make sure that the chip does not change
anything, send either another Read command or a NOP command (#1).
- 15 -
Publication Release Date: April 22, 2005
Revision 1.2
WMS7201
8. TIMING DIAGRAMS
CLK
tCYC
tWL
tWH
tLEAD
tLAG
CS
tDSU
tDH
MSB
SDI
LSB
tPD
tLAC
tLRL
MSB
SDO
LSB
tRSU
R/B
tST
tSV
1
tWPSU
WP
tCS
tWPH
2
FIGURE 6 – WMS7201 TIMING DIAGRAM
Notes: (1) Internal signal only. (2) Only on 10-pin TSSOP package.
- 16 -
WMS7201
TABLE 10 – TIMING PARAMETERS
PARAMETER
SYMBOL
MIN.
SPI Clock Cycle Time
tCYC
100
ns
SPI Clock HIGH Time
tWH
50
ns
SPI Clock LOW Time
tWL
50
ns
Lead Time
tLEAD
100
ns
Lag Time
tLAG
100
ns
SDI Setup Time
tDSU
20
ns
SDI Hold Time
tDH
20
ns
CS to SDO – SPI Line Acquire 1
tLAC
5
ns
CS to SDO – SPI Line Release 1
tLRL
5
ns
1
tPD
1
ns
CLK to SDO Propagation Delay
MAX.
2
UNIT
Store to NVMEM Save Time
tSV
ms
CS Deselect Time
tCS
600
ns
Startup Time
tST
0.1
ms
WP Setup Time 1
tWPSU
10
ns
WP Hold Time 1
tWPH
10
ns
Note: The interface timing characteristics apply to all parts but are guaranteed by design and not
subject to production test.
Note 1: 10-pin package only.
- 17 -
Publication Release Date: April 22, 2005
Revision 1.2
WMS7201
9. ABSOLUTE MAXIMUM RATINGS
TABLE 11 – ABSOLUTE MAXIMUM RATINGS
Condition
Value
Junction temperature
150ºC
Storage temperature
-65º to +150ºC
Voltage applied to any pad
(Vss – 0.3V) to (VDD + 0.3V)
VDD – VSS
-0.3 to 7.0V
Note: Exposure to conditions beyond those listed under: Absolute Maximum Ratings, may adversely
affect the life and reliability of the device.
- 18 -
WMS7201
10. ELECTRICAL CHARACTERISTICS
TABLE 12 – ELECTRICAL CHARACTERISTICS
All Parameters apply across specified operating ranges unless noted (VDD: 2.7V~5.5V; Temp: –40°C~85°C)
Typical values: VDD=5V and T=25°C
PARAMETER
Rheostat Mode
Nominal Resistance
Different Non Linearity
Integral Non Linearity
R
DNL
INL
Rheostat Tempco1
ΔRAB/ΔT
Wiper Resistance2
RW
Potentiometer Mode
Resolution1
Different Non Linearity2
Integral Non Linearity2
Potentiometer Tempco1
Full Scale Error
Zero Scale Error
Resistor Terminal
Voltage Range1
Terminal Capacitance1
Wiper Capacitance1
Dynamic Characteristics1
SYMBOL
MIN.
-20
-1
-1
MAX.
UNITS
0.3
0.5
+20
+1
+1
%
LSB
LSB
500
N
DNL
INL
ΔVw/ΔT
8
-1
-1
VFSE
VZSE
-1
0
VA,VB,VW
CA, CB
TYP
50
100
Ω
80
120
Ω
+1
+1
+20
0
1
VSS
VDD
Bits
LSB
LSB
ppm/°
C
LSB
LSB
V
pF
pF
BW10K
1.5
MHz
BW50K
BW100K
TS
300
200
80
KHz
KHz
uS
B
T=25ºC, VW open
ppm/°
C
30
30
B
CONDITIONS
VDD=5V,
I=VDD/RTotal
VDD=2.7V,
I=VDD/RTotal
Code = 80h
Code = Full Scale
Code = Zero Scale
VDD=5V, VB=VSS
B
Code = Full Scale
Bandwidth –3dB
Settling Time to 1 LSB
100
Code = 80h
CL=30pf
VDD=5.5V=VA,
VB=VSS
B
Analog Output (Buffer enabled)
Amp Output Current2
IOUT
Amp Output Resistance2
Rout
Total Harmonic Distortion1
THD
Digital Inputs/Outputs
Input High Voltage
Input Low Voltage
Output Low Voltage
Input Leakage Current
VIH
VIL
VOL
ILI
3
1
10
mA
Ω
0.08
%
0.3VDD
0.4
+1
V
V
V
uA
0.7VDD
-1
- 19 -
VO=1/2 scale
VA=2.5V, VDD=5V,
f=1kHz, VIN=1VRMS
IOL=2mA
CS =VDD,Vin=Vss
Publication Release Date: April 22, 2005
Revision 1.2
WMS7201
Output Leakage Current
ILo
-1
+1
uA
Input Capacitance1
CIN
25
pF
Output Capacitance1
COUT
25
pF
~ VDD
CS =VDD,Vin=VSS
~ VDD
VDD=5V, fc = 1Mhz
Code = 80h
VDD=5V, fc = 1Mhz
Code = 80h
Power Requirements
Operating Voltage1
VDD
Operating Current
IDDR
Operating Current
IDDW
ISA
Standby Current
Power Supply Rejection Ratio
2.7
5.5
V
1
1.8
mA
1
2
mA
1
mA
1
uA
1
LSB/V
0.5
ISB2
0.1
PSRR
All ops except
NVMEM program
During Nonvolatile memory
program
Buffer is active, ,
no load
Buffer is inactive,
Power Down, No
load
VDD=5V±10%,
Code=80h
Note: 1. Not subject to production test; 2. Only on Final Test; 3. VDD = +2.7V to 5.5V, VSS = 0V, T = 25ºC, unless otherwise
noted.
- 20 -
WMS7201
10.1 TEST CIRCUITS
VA
VW
V+
V+ = VDD
1LSB= V+/255
VA
VW
V+
VB
WMS7201
VMS*
B
VB
WMS7201
VMS*
B
*Assume infinite input impedance
*Assume infinite input impedance
Potentiometer divider nonlinearity error
test circuit (INL, DNL)
Power supply sensitivity test circuit (PSS, PSRR)
No Connection
VA
WMS7201
IW
VA
V+ = VDD ±10%
PSRR(dB) = 20LOG( ΔVMS )
ΔVDD
VMS
PSS(%/%) = Δ
ΔVDD
WMS7201
VW
B
VW
W
VB
+5V
VOUT
VB
VMS *
B
~
VIN
2.5V DC
Offset
*Assume infinite input impedance
Resistor position nonlinearity error test
circuit (Rheostat Operation: R-INL, R-DNL)
Capacitance test circuit
VMS*
VA
VW
WMS7201
+5V
VA
IW = VDD /RTotal
IW
VIN
VW
~
VOUT
VB
B
VB
B
WMS7201
RW = VMS /IW
OFFSET
GND
2.5V DC
*Assume infinite input impedance
Gain vs. frequency test circuit
Wiper resistance test circuit
FIGURE 7 – TEST CIRCUITS
- 21 -
Publication Release Date: April 22, 2005
Revision 1.2
WMS7201
11. TYPICAL APPLICATION CIRCUIT
RA
RB
Vin
WMS7201
_
OP
AMP
VOUT
+
VOUT = - VIN
RA =
RB
RA
RAB(256 − D)
,
256
RB =
B
R AB D
256
RAB = Total resistance of potentiometer
D = Wiper setting for WMS7201
FIGURE 8 – PROGRAMMABLE INVERTING GAIN AMPLIFIER USING THE WMS7201
VIN
RA
+
OP
_ AMP
VOUT
RB
B
WMS7201
VOUT = VIN (1+
RA =
RB
)
RA
RAB(256 − D)
R AB D
, RB =
256
256
B
RAB = Total resistance of potentiometer
D = Wiper setting for WMS7201
FIGURE 9 – PROGRAMMABLE NON-INVERTING GAIN AMPLIFIER USING THE WMS7201
- 22 -
WMS7201
V+
I = 32mA
VREFH
VREF = 5.0v
WMS7201
GND
FIGURE 10 – WMS7201 TRIMMING VOLTAGE REFERENCE
VDD
L1
CHOKE
CS\
SDI
CLK
1
2
3
4
CS
CLK
SDI
VSS
VDD
VA1
VW1
VB1
C1
0.1uF
8
7
6
5
RF OUT
Q1
FILTER
RF POWER AMP
WMS7201 WINPOT
C2
RF Input
FIGURE 11 – WMS7201 RF AMP CONTROL
- 23 -
Publication Release Date: April 22, 2005
Revision 1.2
WMS7201
11.1. LAYOUT CONSIDERATIONS
A 0.1μF bypass capacitor as close as possible to the VDD pin is recommended for best performance.
Often this can be done by placing the surface mount capacitor on the bottom side of the PC board,
directly between the VDD and VSS pins. Care should be taken to separate the analog and digital traces.
Sensitive traces should not run under the device or close to the bypass capacitors.
A dedicated plane for analog ground helps in reducing ground noise for sensitive analog signals.
FIGURE 12 – WMS7201 LAYOUT
- 24 -
WMS7201
12. PACKAGE DRAWINGS AND DEMINSIONS
8
5
c
E
HE
L
4
1
0.25
D
O
A
Y
e
SEATING PLANE
GAUGE PLANE
A1
b
Control demensions are in milmeters .
SYMBOL
A
A1
b
c
E
D
e
HE
Y
L
θ
DIMENSION IN MM
MAX.
MIN.
1.35
1.75
0.10
0.25
0.51
0.33
0.19
0.25
3.80
4.00
4.80
5.00
1.27 BSC
6.20
5.80
0.10
0.40
1.27
0
10
DIMENSION IN INCH
MIN.
MAX.
0.053
0.069
0.010
0.004
0.013
0.020
0.008
0.010
0.150
0.157
0.188
0.196
0.050 BSC
0.228
0.016
0
0.244
0.004
0.050
10
FIGURE 13 – 8L SOIC – 150MIL
- 25 -
Publication Release Date: April 22, 2005
Revision 1.2
WMS7201
D
8
5
E1
4
1
B
B
1
E
S
c
A1
A A2
Base Plane
Seating Plane
L
e1
α
Symbol
A
A1
A2
B
B1
c
D
E
E1
e1
L
α
e
S
Dimension in inch
Min
Nom
Min
Nom
0.010
Max
4.45
0.175
0.25
0.125
0.130
0.135
3.18
3.30
3.43
0.016
0.018
0.022
0.41
0.46
0.56
0.058
0.060
0.064
1.47
1.52
1.63
0.008
0.010
0.014
0.20
0.25
0.36
0.360
0.380
9.14
9.65
0.300
0.310
7.37
7.62
7.87
0.245
0.250
0.255
6.22
6.35
6.48
0.090
0.100
0.110
2.29
2.54
2.79
0.120
0.130
0.140
3.05
3.30
3.56
15
0
9.02
9.53
0.290
0
A
Dimension in mm
Max
0.335
0.355
0.375
8.51
0.045
15
1.14
FIGURE 14 – 8L PDIP
- 26 -
eA
WMS7201
FIGURE 15 – 8L MSOP
- 27 -
Publication Release Date: April 22, 2005
Revision 1.2
WMS7201
13. ORDERING INFORMATION
Winbond’s WinPot Part Number Description:
WMS72
XX
XXX X
Winbond WinPot Products
Features:
•
01: Single channel with SPI Interface
•
02: Dual channels with SPI Interface
•
04: Quad channels with SPI Interface
End-to-end Resistance:
• 010: 10KΩ
• 050: 50KΩ
• 100: 100KΩ
Package Index:
• T: TSSOP
• S: SOIC
• P: PDIP
• M: MSOP (Available only for single channel
devices)
For the latest product information, access Winbond’s worldwide website at
http://www.winbond-usa.com
- 28 -
WMS7201
14. VERSION HISTORY
VERSION
DATE
DESCRIPTION
1.0
Jan. 2003
Initial issue
1.1
Jan. 2003
Correct typos
1.2
April.
2005
Revise disclaim section
- 29 -
Publication Release Date: April 22, 2005
Revision 1.2
WMS7201
Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment
intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation
instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or
sustain life. Furthermore, Winbond products are not intended for applications wherein failure of Winbond products could
result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.
Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully
indemnify Winbond for any damages resulting from such improper use or sales.
The contents of this document are provided only as a guide for the applications of Winbond products. Winbond makes no
representation or warranties with respect to the accuracy or completeness of the contents of this publication and
reserves the right to discontinue or make changes to specifications and product descriptions at any time without notice.
No license, whether express or implied, to any intellectual property or other right of Winbond or others is granted by this
publication. Except as set forth in Winbond's Standard Terms and Conditions of Sale, Winbond assumes no liability
whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or
infringement of any Intellectual property.
The contents of this document are provided “AS IS”, and Winbond assumes no liability whatsoever and disclaims any
express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual
property. In no event, shall Winbond be liable for any damages whatsoever (including, without limitation, damages for
loss of profits, business interruption, loss of information) arising out of the use of or inability to use the contents of this
documents, even if Winbond has been advised of the possibility of such damages.
Application examples and alternative uses of any integrated circuit contained in this publication are for illustration only
and Winbond makes no representation or warranty that such applications shall be suitable for the use specified.
The 100-year retention and 100K record cycle projections are based upon accelerated reliability tests, as published in
the Winbond Reliability Report, and are neither warranted nor guaranteed by Winbond. This product incorporates
SuperFlash®.
This datasheet and any future addendum to this datasheet is(are) the complete and controlling ISD® ChipCorder®
product specifications. In the event any inconsistencies exist between the information in this and other product
documentation, or in the event that other product documentation contains information in addition to the information in
this, the information contained herein supersedes and governs such other information in its entirety. This datasheet is
subject to change without notice.
Copyright© 2005, Winbond Electronics Corporation. All rights reserved. ChipCorder® and ISD® are trademarks of
Winbond Electronics Corporation. SuperFlash® is the trademark of Silicon Storage Technology, Inc. All other trademarks
are properties of their respective owners.
- 30 -
工商网监
湘ICP备2023018690号
