74LVC823AD,112

74LVC823A 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state Rev. 6 — 18 June 2020 Product data sheet 1. General description The 74LVC823A is a 9-bit D-type flip-flop with common clock (pin CP), clock enable (pin CE), master reset (pin MR) and 3-state outputs (pins Qn) for bus-oriented applications. The 9 flip-flops stores the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW to HIGH CP transition, provided pin CE is LOW. When pin CE is HIGH, the flip-flops hold their data. A LOW on pin MR resets all flip-flops. When pin OE is LOW, the contents of the 9 flip-flops are available at the outputs. When pin OE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops. Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices as translators in mixed 3.3 V and 5 V applications. 2. Features and benefits • • • • • • • • • • 5 V tolerant inputs/outputs for interfacing with 5 V logic Wide supply voltage range from 1.2 V to 3.6 V CMOS low power consumption Direct interface with TTL levels Flow-through pinout architecture 9-bit positive edge-triggered register Independent register and 3-state buffer operation Complies with JEDEC standard: • JESD8-7A (1.65 V to 1.95 V) • JESD8-5A (2.3 V to 2.7 V) • JESD8-C/JESD36 (2.7 V to 3.6 V) ESD protection: • HBM JESD22-A114F exceeds 2000 V • MM JESD22-A115-B exceeds 200 V • CDM JESD22-C101E exceeds 1000 V Specified from -40 °C to +85 °C and -40 °C to +125 °C. 3. Ordering information Table 1. Ordering information Type number Package Temperature range Name Description Version 74LVC823AD -40 °C to +125 °C SO24 plastic small outline package; 24 leads; body width 7.5 mm SOT137-1 74LVC823APW -40 °C to +125 °C TSSOP24 plastic thin shrink small outline package; 24 leads; body width 4.4 mm SOT355-1 74LVC823ABQ -40 °C to +125 °C DHVQFN24 plastic dual in-line compatible thermal SOT815-1 enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 x 5.5 x 0.85 mm 74LVC823A Nexperia 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state 4. Functional diagram 2 D0 Q0 23 3 D1 Q1 22 1 4 D2 Q2 21 11 R 5 D3 Q3 20 14 G1 6 D4 Q4 19 7 D5 Q5 18 8 D6 Q6 17 3 9 D7 Q7 16 4 10 D8 Q8 15 FF0 to FF8 3-STATE OUTPUTS 11 2 5 6 7 13 CP 8 11 MR 9 14 CE 1 OE 10 MR D0 D1 Q1 D2 Q2 D3 Q3 D4 Q4 D5 Q5 D6 Q6 D7 Q7 D8 CP 13 Functional diagram 74LVC823A Product data sheet Q8 CE 23 22 1C2 2 Fig. 2. 21 3 22 20 4 21 19 5 20 6 19 7 18 8 17 9 16 10 15 18 17 16 15 14 Logic symbol All information provided in this document is subject to legal disclaimers. Rev. 6 — 18 June 2020 23 2D 001aaa848 001aaa847 001aaa849 Fig. 1. 13 1 OE Q0 EN Fig. 3. IEC logic symbol © Nexperia B.V. 2020. All rights reserved 2 / 18 74LVC823A Nexperia 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state D0 D1 D2 D3 D4 MR CE D R Q R D CP Q CP FF0 R D Q CP FF1 R D Q D CP FF2 R Q CP FF3 FF4 CP OE Q0 D5 Q1 D6 D R Q D7 D CP Q2 R Q FF5 Q5 R Q D CP FF6 Q4 D8 D CP Q3 Q CP FF7 Q6 R FF8 Q7 Q8 001aaa850 Fig. 4. Logic diagram 74LVC823A Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 6 — 18 June 2020 © Nexperia B.V. 2020. All rights reserved 3 / 18 74LVC823A Nexperia 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state 5. Pinning information 5.1. Pinning 1 OE terminal 1 index area 74LVC823A 24 VCC D0 2 23 Q0 D1 3 22 Q1 D2 4 21 Q2 D3 5 20 Q3 D4 6 19 Q4 D5 7 18 Q5 D6 8 17 Q6 D7 9 16 Q7 D8 10 15 Q8 MR 11 14 CE GND 12 23 Q0 3 22 Q1 D2 4 21 Q2 D3 5 20 Q3 D4 6 19 Q4 D5 7 18 Q5 D6 8 17 Q6 D7 9 D8 10 16 Q7 GND(1) 15 Q8 MR 11 14 CE 001aaa846 Transparent top view (1) This is not a ground pin. There is no electrical or mechanical requirement to solder the pad. In case soldered, the solder land should remain floating or connected to GND. 13 CP 001aaa845 Fig. 5. 2 D1 CP 13 1 D0 GND 12 OE 24 VCC 74LVC823A Pin configuration SO24 (SOT137-1) and TSSOP24 (SOT355-1) Fig. 6. Pin configuration SOT815-1 (DHVQFN24) 5.2. Pin description Table 2. Pin description Pin Name Description OE 1 output enable input (active LOW) MR 11 master reset input (active LOW) D0, D1, D2, D3, D4, D5, D6, D7, D8 2, 3, 4, 5, 6, 7, 8, 9, 10 data input Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8 23, 22, 21, 20, 19, 18, 17, 16, 15 3-state flip-flop output CP 13 clock input (LOW to HIGH; edge-triggered) CE 14 clock enable input (active LOW) GND 12 ground (0 V) VCC 24 supply voltage 74LVC823A Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 6 — 18 June 2020 © Nexperia B.V. 2020. All rights reserved 4 / 18 74LVC823A Nexperia 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state 6. Functional description Table 3. Function table H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the LOW to HIGH CP transition L = LOW voltage level; l = LOW voltage level one set-up time prior to the LOW to HIGH CP transition ↑ = LOW to HIGH level transition Z = high-impedance OFF-state; X = don’t care; NC = no change Operating mode Input Output OE MR CE CP Dn Internal flip-flop Clear L L X X X L L Load and read register L H L ↑ l L L L H L ↑ h H H Load register and disable outputs H H L ↑ l L Z H H L ↑ h H Z Hold L H H NC X NC NC Qn 7. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit -0.5 +6.5 V -50 - -0.5 +6.5 V - ±50 mA VCC supply voltage IIK input clamping current VI input voltage IOK output clamping current VO > VCC or VO < 0 V VO output voltage HIGH or LOW state [2] -0.5 3-state [2] -0.5 +6.5 V - ±50 mA VI < 0 V [1] VCC + 0.5 V IO output current ICC supply current - 100 mA IGND ground current -100 - mA Tstg storage temperature -65 +150 °C Ptot total power dissipation - 500 mW [1] [2] [3] VO = 0 V to VCC mA Tamb = -40 °C to +125 °C [3] The minimum input voltage ratings may be exceeded if the input current ratings are observed. The output voltage ratings may be exceeded if the output current ratings are observed. For SOT137-1 (SO24) package: Ptot derates linearly with 16.2 mW/K above 119 °C. For SOT355-1 (TSSOP24) package: Ptot derates linearly with 12.4 mW/K above 110 °C. For SOT815-1 (DHVQFN24) package: Ptot derates linearly with 15.0 mW/K above 117 °C. 74LVC823A Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 6 — 18 June 2020 © Nexperia B.V. 2020. All rights reserved 5 / 18 74LVC823A Nexperia 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state 8. Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit VCC 1.65 - 3.6 V 1.2 - - V 0 - 5.5 V HIGH or LOW state 0 - VCC V 3-state 0 - 5.5 V -40 - +125 °C supply voltage functional VI input voltage VO output voltage Tamb ambient temperature in free air Δt/ΔV input transition rise and fall rate VCC = 1.65 V to 2.7 V 0 - 20 ns/V VCC = 2.7 V to 3.6 V 0 - 10 ns/V 9. Static characteristics Table 6. Static characteristics At recommended operating conditions. Voltages are referenced to GND (ground = 0 V). Symbol Parameter VIH VIL VOH VOL HIGH-level input voltage Conditions -40 °C to +85 °C VCC = 1.2 V LOW-level output voltage Min Typ[1] Max Min Max Unit 1.08 - - 1.08 - V 0.65VCC - - 0.65VCC - V VCC = 2.3 V to 2.7 V 1.7 - - 1.7 - V VCC = 2.7 V to 3.6 V 2.0 - - 2.0 - V - - 0.12 - 0.12 V VCC = 1.65 V to 1.95 V LOW-level input VCC = 1.2 V voltage VCC = 1.65 V to 1.95 V HIGH-level output voltage -40 °C to +125 °C - - 0.35VCC - VCC = 2.3 V to 2.7 V - - 0.7 - 0.35VCC V 0.7 V VCC = 2.7 V to 3.6 V - - 0.8 - 0.8 V VCC - 0.2 - - VCC - 0.3 - V IO = -4 mA; VCC = 1.65 V 1.2 - - 1.05 - V IO = -8 mA; VCC = 2.3 V 1.8 - - 1.65 - V IO = -12 mA; VCC = 2.7 V 2.2 - - 2.05 - V IO = -18 mA; VCC = 3.0 V 2.4 - - 2.25 - V IO = -24 mA; VCC = 3.0 V 2.2 - - 2.0 - V IO = 100 μA; VCC = 1.65 V to 3.6 V - - 0.2 - 0.3 V IO = 4 mA; VCC = 1.65 V - - 0.45 - 0.65 V IO = 8 mA; VCC = 2.3 V - - 0.6 - 0.8 V IO = 12 mA; VCC = 2.7 V - - 0.4 - 0.6 V IO = 24 mA; VCC = 3.0 V - - 0.55 - 0.8 V VI = VIH or VIL IO = -100 μA; VCC = 1.65 V to 3.6 V VI = VIH or VIL II input leakage current VCC = 3.6 V; VI = 5.5 V or GND - ±0.1 ±5 - ±20 μA IOZ OFF-state output current VI = VIH or VIL; VCC = 3.6 V; VO = 5.5 V or GND - 0.1 ±5 - ±20 μA 74LVC823A Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 6 — 18 June 2020 © Nexperia B.V. 2020. All rights reserved 6 / 18 74LVC823A Nexperia 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state Symbol Parameter Conditions -40 °C to +85 °C -40 °C to +125 °C Min Typ[1] Max Min Max Unit IOFF power-off VCC = 0 V; VI or VO = 5.5 V leakage current - 0.1 ±10 - ±20 μA ICC supply current VCC = 3.6 V; VI = VCC or GND; IO = 0 A - 0.1 10 - 40 μA ΔICC additional supply current per input pin; VCC = 2.7 V to 3.6 V; VI = VCC - 0.6 V; IO = 0 A - 5 500 - 5000 μA CI input capacitance VCC = 0 V to 3.6 V; VI = GND to VCC - 5.0 - - - pF [1] All typical values are measured at VCC = 3.3 V (unless stated otherwise) and Tamb = 25 °C. 10. Dynamic characteristics Table 7. Dynamic characteristics Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 11. Symbol Parameter tpd tPHL ten propagation delay Conditions -40 °C to +85 °C Min Typ[1] Max Min Max - 20 - - - ns VCC = 1.65 V to 1.95 V 2.4 8.4 18.7 2.4 21.5 ns VCC = 2.3 V to 2.7 V 1.7 4.4 9.6 1.7 11.1 ns VCC = 2.7 V 1.5 4.1 8.9 1.5 11.5 ns VCC = 3.0 V to 3.6 V 1.5 3.7 8.0 1.5 10.0 ns - 15 - - - ns 2.1 9.5 21.4 2.1 24.7 ns VCC = 2.3 V to 2.7 V 1.5 4.9 10.5 1.5 12.1 ns VCC = 2.7 V 1.5 4.7 8.8 1.5 11.0 ns VCC = 3.0 V to 3.6 V 1.5 4.1 7.9 1.5 10.0 ns - 18 - - - ns VCC = 1.65 V to 1.95 V 1.7 7.4 16.5 1.7 19.0 ns VCC = 2.3 V to 2.7 V 1.5 4.2 9.1 1.5 10.5 ns VCC = 2.7 V 1.5 4.3 8.3 1.5 10.5 ns VCC = 3.0 V to 3.6 V 1.5 3.4 7.2 1.5 9.0 ns - 8.0 - - - ns VCC = 1.65 V to 1.95 V 2.3 4.2 10.0 2.3 11.5 ns VCC = 2.3 V to 2.7 V 1.0 2.3 5.6 1.0 6.5 ns VCC = 2.7 V 1.5 3.2 7.1 1.5 9.0 ns VCC = 3.0 V to 3.6 V 1.5 2.9 6.0 1.5 7.5 ns CP to Qn; see Fig. 7 [2] VCC = 1.2 V HIGH to LOW MR to Qn; see Fig. 9 propagation VCC = 1.2 V delay VCC = 1.65 V to 1.95 V enable time OE to Qn; see Fig. 10 [2] VCC = 1.2 V tdis disable time OE to Qn; see Fig. 10 [2] VCC = 1.2 V 74LVC823A Product data sheet -40 °C to +125 °C Unit All information provided in this document is subject to legal disclaimers. Rev. 6 — 18 June 2020 © Nexperia B.V. 2020. All rights reserved 7 / 18 74LVC823A Nexperia 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state Symbol Parameter tW pulse width Conditions -40 °C to +85 °C -40 °C to +125 °C Unit Min Typ[1] Max Min Max VCC = 1.65 V to 1.95 V 5.0 - - 5.0 - ns VCC = 2.3 V to 2.7 V 4.0 - - 4.0 - ns VCC = 2.7 V 3.3 - - 3.3 - ns VCC = 3.0 V to 3.6 V 3.3 1.7 - 3.3 - ns VCC = 1.65 V to 1.95 V 5.0 - - 5.0 - ns VCC = 2.3 V to 2.7 V 4.0 - - 4.0 - ns VCC = 2.7 V 3.3 - - 3.3 - ns VCC = 3.0 V to 3.6 V 3.3 1.7 - 3.3 - ns VCC = 1.65 V to 1.95 V 3.0 - - 3.0 - ns VCC = 2.3 V to 2.7 V 2.0 - - 2.0 - ns VCC = 2.7 V 1.0 - - 1.0 - ns VCC = 3.0 V to 3.6 V +1.8 -0.8 - +1.8 - ns VCC = 1.65 V to 1.95 V 3.0 - - 3.0 - ns VCC = 2.3 V to 2.7 V 2.0 - - 2.0 - ns VCC = 2.7 V 1.8 - - 1.8 - ns VCC = 3.0 V to 3.6 V 1.3 0.0 - 1.3 - ns VCC = 1.65 V to 1.95 V 3.0 - - 3.0 - ns VCC = 2.3 V to 2.7 V 2.5 - - 2.5 - ns VCC = 2.7 V 2.0 - - 2.0 - ns VCC = 3.0 V to 3.6 V +1.0 -0.5 - +1.0 - ns VCC = 1.65 V to 1.95 V 3.0 - - 3.0 - ns VCC = 2.3 V to 2.7 V 2.5 - - 2.5 - ns VCC = 2.7 V 2.0 - - 2.0 - ns VCC = 3.0 V to 3.6 V 2.0 0.8 - 2.0 - ns VCC = 1.65 V to 1.95 V 3.0 - - 3.0 - ns VCC = 2.3 V to 2.7 V 2.0 - - 2.0 - ns VCC = 2.7 V 1.3 - - 1.3 - ns VCC = 3.0 V to 3.6 V 1.3 0.0 - 1.3 - ns VCC = 1.65 V to 1.95 V 100 - - 80 - MHz VCC = 2.3 V to 2.7 V 125 - - 100 - MHz VCC = 2.7 V 150 - - 120 - MHz VCC = 3.0 V to 3.6 V 150 200 - 120 - MHz - - 1.0 - 1.5 CP HIGH or LOW; see Fig. 7 MR HIGH or LOW; see Fig. 9 tsu set-up time Dn to CP; see Fig. 8 CE to CP; see Fig. 8 trec th recovery time hold time MR; see Fig. 9 Dn to CP; see Fig. 8 CE to CP; see Fig. 8 fmax tsk(o) maximum frequency output skew time 74LVC823A Product data sheet CP; see Fig. 7 Qn; VCC = 3.0 V to 3.6 V [3] All information provided in this document is subject to legal disclaimers. Rev. 6 — 18 June 2020 © ns Nexperia B.V. 2020. All rights reserved 8 / 18 74LVC823A Nexperia 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state Symbol Parameter CPD [1] [2] [3] [4] power dissipation capacitance Conditions -40 °C to +85 °C -40 °C to +125 °C Unit Min Typ[1] Max Min Max VCC = 1.65 V to 1.95 V - 12.4 - - - pF VCC = 2.3 V to 2.7 V - 14.5 - - - pF VCC = 3.0 V to 3.6 V - 16.4 - - - pF per input; VI = GND to VCC [4] Typical values are measured at Tamb = 25 °C and VCC = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively. tpd is the same as tPLH and tPHL. ten is the same as tPZL and tPZH. tdis is the same as tPLZ and tPHZ. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design. CPD is used to determine the dynamic power dissipation (PD in μW). 2 2 PD = CPD × VCC × fi × N + Σ(CL × VCC × fo) where: fi = input frequency in MHz; fo = output frequency in MHz CL = output load capacitance in pF VCC = supply voltage in Volts N = number of inputs switching 2 Σ(CL × VCC × fo) = sum of the outputs 10.1. Waveforms and test circuit 1/f max VI CP input VM GND tW t PHL t PLH VOH VM Qn output VOL mna894 Measurement points are given in Table 8. VOL and VOH are the typical output voltage levels that occur with the output load. Fig. 7. Clock to output propagation delays, clock pulse width, and maximum frequency 74LVC823A Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 6 — 18 June 2020 © Nexperia B.V. 2020. All rights reserved 9 / 18 74LVC823A Nexperia 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state VI VM CP input GND t su t su th th VI VM Dn, CE input GND VOH VM Qn output VOL 001aaa851 Measurement points are given in Table 8. VOL and VOH are the typical output voltage levels that occur with the output load. The shaded areas indicate when the input is permitted to change for predicable output performance. Fig. 8. Data set-up and hold times for data and clock enable inputs to clock input VI VM CP input GND t rec tW VI VM MR input VM GND t PHL VOH VM Qn output VOL 001aaa852 Measurement points are given in Table 8. VOL and VOH are the typical output voltage levels that occur with the output load. Fig. 9. Master reset pulse width, master reset to clock removal time and master reset to output propagation delay 74LVC823A Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 6 — 18 June 2020 © Nexperia B.V. 2020. All rights reserved 10 / 18 74LVC823A Nexperia 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state VI OE input VM VM GND t PLZ Qn output LOW-to-OFF OFF-to-LOW t PZL VCC VM VX VOL t PZH t PHZ Qn output HIGH-to-OFF OFF-to-HIGH VOH VY VM GND outputs enabled outputs enabled outputs disabled mgu775 Measurement points are given in Table 8. VOL and VOH are the typical output voltage drops that occur with the output load. Fig. 10. 3-state outputs enable and disable times Table 8. Measurement points Supply voltage Input Output VCC VI VM VM VX VY 1.2 V VCC 0.5 x VCC 0.5 x VCC VOL + 0.15 V VOH - 0.15 V 1.65 V to 1.95 V VCC 0.5 x VCC 0.5 x VCC VOL + 0.15 V VOH - 0.15 V 2.3 V to 2.7 V VCC 0.5 x VCC 0.5 x VCC VOL + 0.15 V VOH - 0.15 V 2.7 V 2.7 V 1.5 V 1.5 V VOL + 0.3 V VOH - 0.3 V 3.0 V to 3.6 V 2.7 V 1.5 V 1.5 V VOL + 0.3 V VOH - 0.3 V 74LVC823A Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 6 — 18 June 2020 © Nexperia B.V. 2020. All rights reserved 11 / 18 74LVC823A Nexperia 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state tW VI 90 % negative pulse VM VM 10 % 0V VI tf tr tr tf 90 % positive pulse VM VM 10 % 0V tW VEXT VCC G VI RL VO DUT RT CL RL 001aae331 Test data is given in Table 9. Definitions for test circuit: RL = Load resistance. CL = Load capacitance including jig and probe capacitance. RT = Termination resistance should be equal to output impedance Zo of the pulse generator. VEXT = External voltage for measuring switching times. Fig. 11. Test circuit for measuring switching times Table 9. Test data Supply voltage Input Load VEXT VI tr, tf CL RL tPLH, tPHL tPLZ, tPZL tPHZ, tPZH 1.2 V VCC ≤ 2 ns 30 pF 1 kΩ open 2 x VCC GND 1.65 V to 1.95 V VCC ≤ 2 ns 30 pF 1 kΩ open 2 x VCC GND 2.3 V to 2.7 V VCC ≤ 2 ns 30 pF 500 Ω open 2 x VCC GND 2.7 V 2.7 V ≤ 2.5 ns 50 pF 500 Ω open 2 x VCC GND 3.0 V to 3.6 V 2.7 V ≤ 2.5 ns 50 pF 500 Ω open 2 x VCC GND 74LVC823A Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 6 — 18 June 2020 © Nexperia B.V. 2020. All rights reserved 12 / 18 74LVC823A Nexperia 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state 11. Package outline SO24: plastic small outline package; 24 leads; body width 7.5 mm SOT137-1 D E A X c HE y v M A Z 24 13 Q A2 A (A 3 ) A1 pin 1 index θ Lp L 1 12 e detail X w M bp 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT A max. A1 A2 A3 bp c D (1) E (1) e HE L Lp Q v w y mm 2.65 0.3 0.1 2.45 2.25 0.25 0.49 0.36 0.32 0.23 15.6 15.2 7.6 7.4 1.27 10.65 10.00 1.4 1.1 0.4 1.1 1.0 0.25 0.25 0.1 0.9 0.4 inches 0.1 0.012 0.096 0.004 0.089 0.01 0.019 0.013 0.014 0.009 0.61 0.60 0.30 0.29 0.05 0.419 0.043 0.043 0.055 0.394 0.016 0.039 0.01 0.01 0.004 0.035 0.016 Z (1) θ o 8 o 0 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. REFERENCES OUTLINE VERSION IEC JEDEC SOT137-1 075E05 MS-013 JEITA EUROPEAN PROJECTION ISSUE DATE 99-12-27 03-02-19 Fig. 12. Package outline SOT137-1 (SO24) 74LVC823A Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 6 — 18 June 2020 © Nexperia B.V. 2020. All rights reserved 13 / 18 74LVC823A Nexperia 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm D SOT355-1 E A X c HE y v M A Z 13 24 Q A2 pin 1 index (A 3 ) A1 A θ Lp 1 L 12 e detail X w M bp 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A max. A1 A2 A3 bp c D (1) E (2) e HE L Lp Q v w y Z (1) θ mm 1.1 0.15 0.05 0.95 0.80 0.25 0.30 0.19 0.2 0.1 7.9 7.7 4.5 4.3 0.65 6.6 6.2 1 0.75 0.50 0.4 0.3 0.2 0.13 0.1 0.5 0.2 8o 0o Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT355-1 REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE 99-12-27 03-02-19 MO-153 Fig. 13. Package outline SOT355-1 (TSSOP24) 74LVC823A Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 6 — 18 June 2020 © Nexperia B.V. 2020. All rights reserved 14 / 18 74LVC823A Nexperia 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 x 5.5 x 0.85 mm D B SOT815-1 A A E A1 c detail X terminal 1 index area C e1 terminal 1 index area e 2 y1 C v M C A B w M C b 11 y L 12 1 e2 Eh 24 13 23 14 X Dh 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A(1) max. A1 b c D (1) Dh E (1) Eh e e1 e2 L v w y y1 mm 1 0.05 0.00 0.30 0.18 0.2 5.6 5.4 4.25 3.95 3.6 3.4 2.25 1.95 0.5 4.5 1.5 0.5 0.3 0.1 0.05 0.05 0.1 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. REFERENCES OUTLINE VERSION IEC JEDEC JEITA SOT815-1 --- --- --- EUROPEAN PROJECTION ISSUE DATE 03-04-29 Fig. 14. Package outline SOT815-1 (DHVQFN24) 74LVC823A Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 6 — 18 June 2020 © Nexperia B.V. 2020. All rights reserved 15 / 18 74LVC823A Nexperia 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state 12. Abbreviations Table 10. Abbreviations Acronym Description CDM Charged Device Model CMOS Complementary Metal-Oxide Semiconductor DUT Device Under Test ESD ElectroStatic Discharge HBM Human Body Model MM Machine Model TTL Transistor-Transistor Logic 13. Revision history Table 11. Revision history Document ID Release date Data sheet status Change notice Supersedes 74LVC823A v.6 20200618 Product data sheet - Modifications: • 74LVC823A v.5 20190501 Modifications: • • • Table 4: Derating values for Ptot total power dissipation have been updated. Product data sheet - 74LVC823A v.4 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Type number 74LVC823ADB (SOT340-1) removed. 74LVC823A v.4 20130408 Modifications: • 74LVC823A v.3 20130327 Modifications: • • • 74LVC823A v.5 Product data sheet - 74LVC823A v.3 - 74LVC823A v.2 Features corrected (errata). Product data sheet The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Table 4, Table 5, Table 6, Table 7, Table 8 and Table 9: values added for lower voltage ranges. 74LVC823A v.2 20040510 Product specification - 74LVC823A v.1 74LVC823A v.1 19980924 Product specification - - 74LVC823A Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 6 — 18 June 2020 © Nexperia B.V. 2020. All rights reserved 16 / 18 74LVC823A Nexperia 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state 14. Legal information injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk. Data sheet status Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] [2] [3] Please consult the most recently issued document before initiating or completing a design. The term 'short data sheet' is explained in section "Definitions". The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com. Definitions Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. Disclaimers Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia’s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal 74LVC823A Product data sheet Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer’s general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia’s warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia’s specifications such use shall be solely at customer’s own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia’s standard warranty and Nexperia’s product specifications. Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. All information provided in this document is subject to legal disclaimers. Rev. 6 — 18 June 2020 © Nexperia B.V. 2020. All rights reserved 17 / 18 74LVC823A Nexperia 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state Contents 1. General description...................................................... 1 2. Features and benefits.................................................. 1 3. Ordering information....................................................1 4. Functional diagram.......................................................2 5. Pinning information......................................................4 5.1. Pinning.........................................................................4 5.2. Pin description............................................................. 4 6. Functional description................................................. 5 7. Limiting values............................................................. 5 8. Recommended operating conditions..........................6 9. Static characteristics....................................................6 10. Dynamic characteristics............................................ 7 10.1. Waveforms and test circuit........................................ 9 11. Package outline........................................................ 13 12. Abbreviations............................................................ 16 13. Revision history........................................................16 14. Legal information......................................................17 © Nexperia B.V. 2020. All rights reserved For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 18 June 2020 74LVC823A Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 6 — 18 June 2020 © Nexperia B.V. 2020. All rights reserved 18 / 18