0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
TSM160N10CZ C0G

TSM160N10CZ C0G

  • 厂商:

    TAIWANSEMICONDUCTOR(台湾半导体)

  • 封装:

    TO-220-3

  • 描述:

    通孔 N 通道 100 V 160A(Tc) 300W(Tc) TO-220

  • 数据手册
  • 价格&库存
TSM160N10CZ C0G 数据手册
TSM160N10 Taiwan Semiconductor N-Channel Power MOSFET 100V, 160A, 5.5mΩ FEATURES KEY PERFORMANCE PARAMETERS Advanced Trench Technology Low RDS(ON) 5.5mΩ (Max.) Low gate charge typical @ 154nC (Typ.) Low Crss typical @ 260pF (Typ.) PARAMETER VALUE UNIT VDS 100 V RDS(on) (max) 5.5 mΩ Qg 154 nC en de d ● ● ● ● mm TO-220 Notes: Moisture sensitivity level: level 3. Per J-STD-020 ABSOLUTE MAXIMUM RATINGS (TA = 25°C unless otherwise noted) eco PARAMETER Drain-Source Voltage Gate-Source Voltage SYMBOL LIMIT UNIT VDS 100 V VGS ±20 V tR TC = 25°C Continuous Drain Current TC = 70°C (Note 1) TA = 25°C 160 ID TA = 70°C (Note 2) No Pulsed Drain Current Total Power Dissipation 127 14.2 11.4 IDM 620 TC = 25°C 300 TC = 70°C 210 TA = 25°C PDTOT TA = 70°C 2.4 1.68 A A A W W Single Pulsed Avalanche Energy (Note 3) EAS, EAR 400 mJ Single Pulsed Avalanche Current (Note 3) IAS, IAR 40 A TJ, TSTG - 55 to +175 °C Operating Junction and Storage Temperature Range Document Number: DS_P0000029 1 Version: C15 TSM160N10 Taiwan Semiconductor THERMAL PERFORMANCE PARAMETER SYMBOL LIMIT UNIT Junction to Case Thermal Resistance RӨJC 0.5 °C/W Junction to Ambient Thermal Resistance RӨJA 62.5 °C/W Notes: RӨJA is the sum of the junction-to-case and case-to-ambient thermal resistances. The case thermal reference is defined at the solder mounting surface of the drain pins. RӨJA is guaranteed by design while RӨCA is determined by the user’s board design. RӨJA shown below for single device operation on FR-4 PCB in still air. ELECTRICAL SPECIFICATIONS (TA = 25°C unless otherwise noted) SYMBOL MIN TYP MAX de Static CONDITIONS (Note 4) UNIT d PARAMETER VGS = 0V, ID = 250uA BVDSS 100 -- -- V Gate Threshold Voltage VDS = VGS, ID = 250µA VGS(TH) 2 3 4 V Zero Gate Voltage Drain Current VDS = 80V, VGS = 0V IDSS -- -- 1 uA Gate Body Leakage VGS = ±20V, VDS = 0V IGSS -- -- ±100 nA Drain-Source On-State Resistance VGS = 10V, ID = 30A RDS(on) -- 4.5 5.5 mΩ Qg -- 154 -- Qgs -- 35 -- Qgd -- 40 -- Ciss -- 9840 -- Coss -- 750 -- Crss -- 260 -- td(on) -- 25 -- tr -- 40 -- td(off) -- 85 -- tf -- 45 -- VSD - 0.8 1.3 mm Dynamic (Note 5) Total Gate Charge VDS = 30V, ID = 30A, Gate-Source Charge VGS = 10V Gate-Drain Charge e co Input Capacitance VDS = 30V, VGS = 0V, Output Capacitance Reverse Transfer Capacitance Switching en Drain-Source Breakdown Voltage (Note 6) tR Turn-On Delay Time F = 1.0MHz Turn-On Rise Time VGS = 10V, VDS = 30V, Turn-Off Delay Time RG = 3.3Ω No Turn-Off Fall Time Source-Drain Diode nC pF ns (Note 4) Forward Voltage VGS=0V, IS=30A Reverse Recovery Time IS = 30A , TJ = 25 C trr 120 nS Reverse Recovery Charge dI/dt = 100A/us Qrr 160 nC o V Notes: 1. Current limited by package. 2. Pulse width limited by the maximum junction temperature. 3. L = 0.5mH, IAS = 40A, VDD = 50V, RG = 25Ω, Starting TJ = 25 C 4. Pulse test: PW ≤ 300µs, duty cycle ≤ 2%. 5. For DESIGN AID ONLY, not subject to production testing. 6. Switching time is essentially independent of operating temperature. o Document Number: DS_P0000029 2 Version: C15 TSM160N10 Taiwan Semiconductor ORDERING INFORMATION PART NO. PACKAGE PACKING TSM160N10CZ C0G TO-220 50pcs / Tube No tR e co mm en de d Note: 1. Compliant to RoHS Directive 2011/65/EU and in accordance to WEEE 2002/96/EC 2. Halogen-free according to IEC 61249-2-21 definition Document Number: DS_P0000029 3 Version: C15 TSM160N10 Taiwan Semiconductor CHARACTERISTICS CURVES (TA = 25°C unless otherwise noted) Gate Threshold Voltage en de d Output Characteristics Drain-Source On Resistance No tR e co mm Gate Source On Resistance Source-Drain Diode Forward Voltage Drain-Source On-Resistance Document Number: DS_P0000029 4 Version: C15 TSM160N10 Taiwan Semiconductor CHARACTERISTICS CURVES (TA = 25°C unless otherwise noted) Drain Current vs. Junction Temperature en de d Power Derating Transient Thermal Impedance No tR e co mm Safe Operation Area Capacitance Document Number: DS_P0000029 Gate Charge 5 Version: C15 TSM160N10 Taiwan Semiconductor PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters) en de d TO-220 mm Marking Diagram No tR e co Y = Year Code M = Month Code for Halogen Free Product O =Jan P =Feb Q =Mar R =Apr V =Aug S =May T =Jun U =Jul W =Sep X =Oct Y =Nov Z =Dec L = Lot Code (1~9, A~Z) Document Number: DS_P0000029 6 Version: C15 TSM160N10 No tR e co mm en de d Taiwan Semiconductor Notice Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies. Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC’s terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right. The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale. Document Number: DS_P0000029 7 Version: C15
TSM160N10CZ C0G 价格&库存

很抱歉,暂时无法提供与“TSM160N10CZ C0G”相匹配的价格&库存,您可以联系我们找货

免费人工找货
TSM160N10CZ C0G
  •  国内价格 香港价格
  • 1+30.987381+3.86048

库存:7