0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
SFSA1T92M2AK4TA-C-8C-616-STD

SFSA1T92M2AK4TA-C-8C-616-STD

  • 厂商:

    SWISSBIT

  • 封装:

  • 描述:

    固态硬盘(SSD) FLASH - NAND(TLC) 1.92TB SATA III M.2 模块 3.3V

  • 数据手册
  • 价格&库存
SFSA1T92M2AK4TA-C-8C-616-STD 数据手册
Product Data Sheet Industrial M.2 SATA SSD X-75m2 Series SATA Gen3 - 6.0 Gbit/s, 3D TLC Commercial and Industrial Temperature Grade Date : Re vi si o n: N ove m be r 28 , 20 2 1 1 .08 Contents 1. PRODUCT SUMMARY ............................................................................................................ 3 2. PRODUCT FEATURES ............................................................................................................ 4 3. ORDERING INFORMATION ...................................................................................................... 5 4. PRODUCT DESCRIPTION ......................................................................................................... 7 4.1 PERFORMANCE SPECIFICATIONS ..................................................................................................... 8 4.2 CURRENT CONSUMPTION ........................................................................................................... 9 4.3 ENVIRONMENTAL SPECIFICATIONS ................................................................................................. 10 4.4 REGULATORY COMPLIANCE ........................................................................................................ 10 4.5 MECHANICAL SPECIFICATIONS ...................................................................................................... 11 4.6 RELIABILITY AND ENDURANCE ..................................................................................................... 11 4.7 DRIVE GEOMETRY SPECIFICATION ................................................................................................... 13 5. ELECTRICAL INTERFACE ........................................................................................................ 14 6. PACKAGE MECHANICAL ........................................................................................................ 15 7. ATA COMMANDS ............................................................................................................... 16 8. IDENTIFY DEVICE INFORMATION .............................................................................................. 18 9. S.M.A.R.T. FUNCTIONALITY ................................................................................................... 20 9.1 S.M.A.R.T. SUBCOMMANDS ..................................................................................................... 20 9.2 S.M.A.R.T. READ DATA ......................................................................................................... 20 9.3 S.M.A.R.T. ATTRIBUTE ENTRY STRUCTURE ....................................................................................... 20 9.4 S.M.A.R.T. ATTRIBUTES ......................................................................................................... 21 10. PART NUMBER DECODER ...................................................................................................... 22 11. SWISSBIT M.2 SATA SSD MARKING SPECIFICATION ......................................................................... 24 11.1 TOP VIEW ........................................................................................................................ 24 11.2 PRINT ON THE LABEL ............................................................................................................. 24 12. REVISION HISTORY ............................................................................................................. 25 Swissbit AG Industriestrasse 4 CH-9552 Bronschhofen Switzerland TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 2 of 25 X-75m2 Series – Industrial M.2 SATA Solid State Drive 30 GBytes up to 1920 GBytes (PCI Express™ M.2) 1. Product Summary               1 Capacities: o 2242: 30 GBytes, 60 GBytes, 120 GBytes, 240 GBytes, 480 GBytes, 960 GBytes o 2280: 30 GBytes, 60 GBytes, 120 GBytes, 240 GBytes, 480 GBytes, 960 GBytes, 1920 GBytes Form Factors1: o 2242: PCI ExpressTM M.2 (2242) (42 mm x 22 mm x 3.58 mm) o 2280: PCI ExpressTM M.2 (2280) (80 mm x 22 mm x 3.58 mm) Compliance: SATA Gen3 - 6 Gbit/s (Gen2 - 3 Gbit/s and Gen1 - 1.5 Gbit/s backward compatible) Command Sets: Supports ATA/ATAPI-8 and ACS-2 Performance: o Burst Transfer Rate: Up to 600 MBytes/s in SATA Gen3 - 6.0 Gbit/s o Read Performance: Sequential Read up to 565 MBytes/s, Random Read 4K up to 77,200 IOPS o Write Performance: Sequential Write up to 495 MBytes/s, Random Write 4K up to 79,400 IOPS Operating Temperature Range2: o Commercial: 0 °C to 70 °C o Industrial: -40°C to 85 °C Storage Temperature Range: -40 °C to 85 °C Operating Voltage: 3.3 V ± 5% Power (Max): o Read (Active): 2.3 W o Write (Active): 3.0 W o Idle: 400 mW o Partial: 135 mW Data Retention: 10 Years @ Life Begin / 1 Year @ Life End Endurance in TeraBytes Written (TBW) @ Max Capacity3: o Sequential Workload ≥ 6,485 o Client Workload ≥ 730 o Enterprise Workload ≥ 1,200 Shock/Vibration: 1,500 g / 50 g High-Performance 32-Bit Processor with Integrated, Parallel Flash Interface Engines: o Triple-Level Cell (TLC) 3D NAND Flash o LDPC ECC with up to 165 bit correction per 1 KByte page (BCH equivalent) High Reliability: o Mean Time Between Failure (MTBF): > 2,000,000 hours o Data Reliability: < 1 non-recoverable error per 1016 bits read The verification of the host system and storage device compatibility is the customer’s responsibility. Swissbit can provide guidance and support upon request. 2 Adequate airflow is required to ensure the temperature, as reported in the S.M.A.R.T. data, does not exceed 110°C (industrial temperature drive) and 95°C (commercial temperature drive) respectively. 3 According to JEDEC (JESD47I), the time to write the full TBW is a minimum of 18 months. Higher average daily data volume reduces the specified TBW. The values listed are estimates and are subject to change without notice. Swissbit AG Revision: 1.08 Industriestrasse 4 TLP: Swissbit public Template: Doc-4991 CH-9552 Bronschhofen no unauthorized distribution File: X-75m2_data_sheet_SA-MxAK_Rev108 Switzerland www.swissbit.com/contact Page 3 of 25 2. Product Features                  Dynamic and Static Wear Leveling Subpage Mode Flash Translation Layer (FTL) Active Data Care Management: Adaptive Read Refresh Lifetime Enhancements o Dynamic Bad Block Remapping o Write Amplification Reduction On-Board Power Fail Protection TRIM and NCQ Support ATA Security Feature Set Support In-Field Firmware Update4 Enterprise-Grade Self-Monitoring, Analysis, and Reporting Technology (S.M.A.R.T.) 30 µinch Gold-Plated Connector (IPC-6012B Class 2 Compliant) End-to-End (E2E) Data Protection AES256 Encryption (on request) TCG OPAL 2.0 Compliant (on request) Life Cycle Management Controlled “Locked” BOM RoHS-6 Compliant Swissbit Life Time Monitoring (SBLTM) Tool and SDK for SBLTM (on request) 4 A host system that supports in-field firmware updates is recommended. Swissbit AG Industriestrasse 4 TLP: Swissbit public CH-9552 Bronschhofen no unauthorized distribution Switzerland www.swissbit.com/contact Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 4 of 25 3. Ordering Information Table 1: Standard Product List 2242 2280 30 GBytes Capacity SFSA030GMxAK1Tf-t-5S-1y6-STD SFSA030GMxAK1Tf-t-5S-5y6-STD 60 GBytes SFSA060GMxAK1Tf-t-6B-1y6-STD SFSA060GMxAK1Tf-t-6B-5y6-STD 120 GBytes SFSA120GMxAK2Tf-t-6B-2y6-STD SFSA120GMxAK2Tf-t-6B-5y6-STD SFSA240GMxAK1Tf-t-8C-1y6-STD SFSA240GMxAK4Tf-t-6B-6y6-STD SFSA240GMxAK2Tf-t-6B-2y6-STD SFSA240GMxAK2Tf-t-6B-5y6-STD SFSA480GMxAK2Tf-t-8C-2y6-STD SFSA480GMxAK2Tf-t-8C-5y6-STD SFSA480GMxAK1Tf-t-8C-1y6-STD SFSA480GMxAK4Tf-t-6B-6y6-STD 240 GBytes 480 GBytes 960 GBytes SFSA960GMxAK2Tf-t-8C-2y6-STD SFSA960GMxAK4Tf-t-8C-6y6-STD SFSA960GMxAK2Tf-t-8C-5y6-STD 1920 GBytes N/A SFSA1T92MxAK4Tf-t-8C-6y6-STD x = product generation; f = flash generation; t = temperature grade; y = firmware revision Table 2: Available Part Numbers Gen3 FW SBR11007 ( ≤ 120GB) Commercial Temperature Capacity 2242 2280 30 GBytes SFSA030GM2AK1TO-C-5S-136-STD SFSA030GM2AK1TO-C-5S-536-STD 60 GBytes SFSA060GM2AK1TO-C-6B-136-STD SFSA060GM2AK1TO-C-6B-536-STD 120 GBytes SFSA120GM2AK2TO-C-6B-236-STD SFSA120GM2AK2TO-C-6B-536-STD Industrial Temperature 2242 2280 30 GBytes Capacity SFSA030GM2AK1TO-I-5S-136-STD SFSA030GM2AK1TO-I-5S-536-STD 60 GBytes SFSA060GM2AK1TO-I-6B-136-STD SFSA060GM2AK1TO-I-6B-536-STD 120 GBytes SFSA120GM2AK2TO-I-6B-236-STD SFSA120GM2AK2TO-I-6B-536-STD Gen3 FW SBR11003 ( ≤ 120GB) Commercial Temperature Capacity 2242 2280 60 GBytes SFSA060GM2AK1TO-C-6B-126-STD SFSA060GM2AK1TO-C-6B-526-STD 120 GBytes SFSA120GM2AK2TO-C-6B-226-STD SFSA120GM2AK2TO-C-6B-526-STD Industrial Temperature Capacity 2242 2280 60 GBytes SFSA060GM2AK1TO-I-6B-126-STD SFSA060GM2AK1TO-I-6B-526-STD 120 GBytes SFSA120GM2AK2TO-I-6B-226-STD SFSA120GM2AK2TO-I-6B-526-STD Gen3 FW SBR10013 ( ≥ 240GB) Commercial Temperature 2242 2280 240 GBytes Capacity SFSA240GM2AK1TO-C-8C-136-STD SFSA240GM2AK4TO-C-6B-636-STD 480 GBytes SFSA480GM2AK2TO-C-8C-236-STD SFSA480GM2AK2TO-C-8C-536-STD 960 GBytes Not Available SFSA960GM2AK4TO-C-8C-636-STD Industrial Temperature Capacity 2242 2280 240 GBytes SFSA240GM2AK1TO-I-8C-136-STD SFSA240GM2AK4TO-I-6B-636-STD 480 GBytes SFSA480GM2AK2TO-I-8C-236-STD SFSA480GM2AK2TO-I-8C-536-STD 960 GBytes Not Available SFSA960GM2AK4TO-I-8C-636-STD Swissbit AG Industriestrasse 4 CH-9552 Bronschhofen Switzerland TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 5 of 25 Table 2: Available Part Numbers (Continued) Gen4 FW SBR13108 ( ≥ 240GB) Commercial Temperature 2242 2280 240 GBytes Capacity SFSA240GM2AK2TA-C-6B-216-STD SFSA240GM2AK2TA-C-6B-516-STD 480 GBytes SFSA480GM2AK1TA-C-8C-116-STD SFSA480GM2AK4TA-C-6B-616-STD 960 GBytes SFSA960GM2AK2TA-C-8C-216-STD SFSA960GM2AK2TA-C-8C-516-STD 1920 GBytes Not Available SFSA1T92M2AK4TA-C-8C-616-STD Industrial Temperature 2242 2280 240 GBytes Capacity SFSA240GM2AK2TA-I-6B-216-STD SFSA240GM2AK2TA-I-6B-516-STD 480 GBytes SFSA480GM2AK1TA-I-8C-116-STD SFSA480GM2AK4TA-I-6B-616-STD 960 GBytes SFSA960GM2AK2TA-I-8C-216-STD SFSA960GM2AK2TA-I-8C-516-STD 1920 GBytes Not Available SFSA1T92M2AK4TA-I-8C-616-STD Swissbit AG Industriestrasse 4 CH-9552 Bronschhofen Switzerland TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 6 of 25 4. Product Description The Swissbit X-75m2 Solid State Drive (SSD) leverages the M.2 SATA industry-standard form factor and connectivity as well as support for AES encryption, E2E security and TCG OPAL standards. Combined with a SATA Gen3 controller and Triple-Level Cell (TLC) 3D NAND flash technology, the X-75m2 realizes a robust nonvolatile storage solution for today’s embedded storage applications. The flash of the smaller capacity drives (≤ 120 GBytes) is managed using a mixture of storage as pseudo Single-Level Cell (pSLC) and TLC. This combination allows smaller drives, with fewer flash channels, to maintain a sufficient balance of endurance and performance. A functional block diagram of the X-75m2 SSD is provided below in Figure 1. Figure 1: X-75m2 SATA Functional Block Diagram NAND Flash NAND Flash Controller SATA (6 Gbps) NAND Flash DRAM Cache Power Manager NAND Flash The X-75m2 SSD incorporates a 75-position edge connector with B and M keys to support host read/write, control, and power activity per the applicable JEDEC and SATA IO specifications 5. The on-board SATA Gen3 controller manages the interface between the host and the non-volatile NAND flash memory array. The controller is designed to support SATA Gen3 (6 Gbit/s) interface speeds and is fully backward compatible with SATA Gen2 (3 Gbit/s) and SATA Gen1 (1.5 Gbit/s) to enable the broadest possible range of platform compatibility. The controller utilizes a 32-bit RISC CPU, providing an optimum balance between read/write performance, Data Care Management and power fail protection. Swissbit’s X-75m2 SSDs deliver an impressive IOPS rate and endurance by combining TLC 3D NAND flash technology with a high-end controller architecture, firmware and an optimized configuration. The SSDs are designed for applications requiring high data transfer rates (see Table 3: Gen3 Read/Write Performance). This performance is achieved through an on-board DRAM cache and the 4-channel NAND flash controller interface that supports ONFI and Toggle 2 (400 MT/s) interface speeds. In addition, the X-75m2 series features Swissbit’s proven power fail safety and support for the ATA security feature set, NCQ, TRIM, advanced wear leveling, bad block management and in-field firmware updates. An on-controller LDPC Error Correction Code (ECC) engine provides the X-75m2 hardware ECC, which is capable of correcting up to 165 bits per 1 KByte page (BCH equivalent). This engine, combined with Swissbit’s Data Care Management firmware, provides active data management strategies to ensure data integrity and extract the maximum possible endurance and reliability from the NAND flash array. These strategies include, but are not limited to, Global Wear Leveling, Adaptive Read Refresh and Dynamic Block Remapping. The risk of data loss as a result of an unexpected power fail event is mitigated using a robust sequence of voltage regulators, capacitors and detectors designed to ensure a graceful shutdown of the controller and NAND flash array. The combination of hardware and firmware power fail features prevents the possibility of resident data being corrupted during an unexpected power failure. 5 SerialATA IO rev 3.2 Section 6.6, Aug 7, 2013 https://www.jedec.org/standards-documents/focus/flash/solid-state-drives https://www.sata-io.org/sata-m2-card http://pcisig.com/specifications, Nov 2013 Swissbit AG Industriestrasse 4 TLP: Swissbit public CH-9552 Bronschhofen no unauthorized distribution Switzerland www.swissbit.com/contact Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 7 of 25 Related Documentation  Serial ATA International Organization Serial ATA Revision 3.0 (http://www.serialata.org)  Serial Transport Protocols and Physical Interconnect (ATA/ATAPI-8) (http://www.t13.org)  AT Attachment Interface Document, American National Standards Institute, X3.298-1997  PCI Express M.2 standard – PCI Express M.2 Specification, Revision 1.1, December 9, 2016 4.1 Performance Specifications The X-75m2 read/write sequential and random CDM performance benchmarks are detailed in the Table 3 and Table 4. Table 3: Gen3 Read/Write Performance6 Sequential Read (MBPS) Sequential Write (MBPS) Random Read 4K (IOPS) Random Write 4K (IOPS) 2242 2280 2242 2280 2242 2280 2242 2280 30 GBytes 185 185 48 48 17,500 17,500 11,700 11,700 60 GBytes 355 355 145 145 26,100 26,100 35,200 35,200 120 GBytes 565 565 335 335 58,500 58,500 79,400 79,400 240 GBytes 565 565 285 285 69,200 69,200 68,900 68,900 480 GBytes 565 565 490 490 73,200 73,200 69,600 69,600 960 GBytes N/A 565 N/A 495 N/A 73,600 N/A 67,300 Capacity Table 4: Gen4 Read/Write Performance6 Sequential Read (MBPS) Sequential Write (MBPS) Random Read 4K (IOPS) Random Write 4K (IOPS) 2242 2280 2242 2280 2242 2280 2242 2280 240 GBytes 560 560 140 140 42,700 42,700 35,000 35,000 480 GBytes 560 560 305 305 75,400 75,400 71,200 71,200 960 GBytes 560 560 495 495 76,000 76,000 70,000 70,600 1920 GBytes N/A 560 N/A 395 N/A 77,200 N/A 65,100 Capacity 6 The values are measured using Crystal Disk Mark 6.0.2. Performance depends on flash type and number, file/cluster size, and burst speed. Swissbit AG Revision: 1.08 Industriestrasse 4 TLP: Swissbit public Template: Doc-4991 CH-9552 Bronschhofen no unauthorized distribution File: X-75m2_data_sheet_SA-MxAK_Rev108 Switzerland www.swissbit.com/contact Page 8 of 25 4.2 Current Consumption The drive-level current consumption as a function of operating mode is shown in Table 5 and Table 6. Table 5: Gen3 Current Consumption7 2242 Drive Capacity Sequential Read Sequential Write Random Read Random Write Idle Partial 30 GBytes 415 405 395 400 120 25 60 GBytes 505 470 460 460 115 25 120 GBytes 655 700 650 695 110 35 240 GBytes 590 665 590 655 115 25 480 GBytes 585 860 565 835 120 30 Unit mA 2280 Drive Capacity Sequential Read Sequential Write Random Read Random Write Idle Partial 30 GBytes 415 405 395 400 120 25 60 GBytes 520 490 475 485 115 25 120 GBytes 695 750 695 745 120 30 240 GBytes 705 795 705 785 110 25 480 GBytes 630 850 630 835 110 30 960 GBytes 630 895 505 885 110 35 Unit mA Table 6: Gen4 Current Consumption7 2242 Drive Capacity Sequential Read Sequential Write Random Read Random Write Idle Partial 240 GBytes 470 520 470 520 100 25 480 GBytes 600 675 600 675 115 35 960 GBytes 505 815 475 800 115 35 Unit mA 2280 7 Drive Capacity Sequential Read Sequential Write Random Read Random Write Idle Partial 240 GBytes 470 520 470 520 100 25 480 GBytes 565 705 560 700 110 30 960 GBytes 505 815 475 800 115 35 1920 GBytes 525 750 400 760 120 40 Unit mA All values are the maximum recorded running IOMeter script for Read/Write operations with 1MB transfer size in 1 minute intervals at 25 °C, with nominal supply voltage and SATA transfer rate 6Gb/s. Swissbit AG Revision: 1.08 Industriestrasse 4 TLP: Swissbit public Template: Doc-4991 CH-9552 Bronschhofen no unauthorized distribution File: X-75m2_data_sheet_SA-MxAK_Rev108 Switzerland www.swissbit.com/contact Page 9 of 25 4.3 Environmental Specifications The recommended operating conditions for the X-75m2 SSD are provided in the following Table 7. Table 7: Recommended Operating Conditions8 Parameter Value Commercial Operating Temperature 0 °C to 70 °C Industrial Operating Temperature -40 °C to 85 °C 3.3 V ± 5% Power Supply VCC Voltage The recommended storage conditions are listed in the following Table 8. Table 8: Recommended Storage Conditions Parameter Value Commercial Storage Temperature -40 °C to 85 °C Industrial Storage Temperature -40 °C to 85 °C The maximum shock, vibration and humidity conditions are listed in the following Table 9. Table 9: Shock, Vibration and Humidity Parameter Value Non-Operating Shock 1,500 g, 0.5 ms pulse duration, half-sine wave (IEC 60068-2-27 and JESD22-B110 cond. B) Non-Operating Vibration 50 g, 80-2,000 Hz, 3 axes, 12 cycles (IEC 60068-2-6, MIL-STD-883 H Method 2007.3) 85% RH 85 °C, 1000 hrs, max. supply voltage (JESD22-A101B) Humidity (Non-Condensing) 4.4 Regulatory Compliance The X-75m2 devices comply with the directives and standards listed in the following Table 10. Table 10: Regulatory Compliance 8 Abbreviation Regulation/ Standard EMC CE - 2014/30/EU FCC - 47 CFR Part 15 UKCA - S.I. 2016 No. 1091 and S.I. 2012 No. 3032 RoHS 2011/65/EU with 2015/863/EU and 2017/2102/EU REACh 1907/2006/EU and 207/2011/EU WEEE 2012/19/EU Adequate airflow is required to ensure the temperature, as reported in the S.M.A.R.T. data, does not exceed 110°C (industrial temperature drive) and 95°C (commercial temperature drive) respectively. Swissbit AG Revision: 1.08 Industriestrasse 4 TLP: Swissbit public Template: Doc-4991 CH-9552 Bronschhofen no unauthorized distribution File: X-75m2_data_sheet_SA-MxAK_Rev108 Switzerland www.swissbit.com/contact Page 10 of 25 4.5 Mechanical Specifications The X-75m2 SSD consists of a flash controller and NAND flash memory devices. The controller interfaces with a host system, allowing data to be written to and read from the flash memory array. The SSD has a PCIe mini connector with a SATA interface. Physical dimensions are detailed in the following Table 11. Figure 3 on page 14 illustrates the X-75m2 dimensions. Table 11: Physical Dimensions Physical Dimensions 2242 2280 Length 42.00±0.15 80.00±0.15 Width 22.00±0.15 22.00±0.15 Thickness (Max) 3.58 3.58 Weight (Max Capacity) ≤ 4.5 ≤ 7.5 Unit mm g 4.6 Reliability and Endurance The Mean Time Between Failure (MTBF) is specified to exceed the value listed in the following Table 12. Data reliability with effective error tolerance and data retention at the beginning and end of life is also provided. Table 12: Reliability Parameter Value MTBF (at 25 °C) > 2,000,000 hours Data Reliability < 1 Non-Recoverable Error per 1016 Bits Read Data Retention (up to 40 °C) Swissbit AG Industriestrasse 4 CH-9552 Bronschhofen Switzerland 10 Years at Start (JESD47), 1 Year at EOL TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 11 of 25 Endurance represented as both TeraBytes Written (TBW) and full Drive Writes Per Day (DWPD) for different application scenarios is provided in Table 13 and Table 14. Table 13: Gen3 Endurance9, 10 Drive Capacity Client11 Sequential Enterprise TBW DWPD12 TBW DWPD12 TBW DWPD12 30 GBytes 18.6 0.56 21.6 0.66 8.0 0.24 60 GBytes 55.8 0.85 49.5 0.75 29.4 0.45 120 GBytes 131 0.99 115 0.88 59.6 0.45 240 GBytes 772 2.94 243 0.93 149 0.57 480 GBytes 1,596 3.04 299 0.57 363 0.69 960 GBytes 3,243 3.09 310 0.30 773 0.74 Table 14: Gen4 Endurance9, 10 Drive Capacity 9 Client11 Sequential Enterprise TBW DWPD12 TBW DWPD12 TBW DWPD12 240 GBytes 720 2.74 315 1.20 60 0.23 480 GBytes 1544 2.94 531 1.01 287 0.55 960 GBytes 3,190 3.04 661 0.63 597 0.57 1920 GBytes 6,486 3.09 734 0.35 1,200 0.57 Client and Enterprise workloads follow the JEDEC JESD219 standard. Enterprise workload values are measured on data storage area and based on 168 hours of runtime. 1 TByte = 1012 bytes 10 According to JEDEC (JESD47I), the time to write the full TBW is a minimum of 18 months. Higher average daily data volume reduces the specified TBW. The values listed are estimates and are subject to change without notice. 11 Because the JEDEC master trace file for the Client workload is designed for capacities ≥ 60 GBytes, the TBW and DWPD values for the capacities below 60 GBytes are estimates 12 DWPD values are based on a service life of 3 years. Swissbit AG Revision: 1.08 Industriestrasse 4 TLP: Swissbit public Template: Doc-4991 CH-9552 Bronschhofen no unauthorized distribution File: X-75m2_data_sheet_SA-MxAK_Rev108 Switzerland www.swissbit.com/contact Page 12 of 25 4.7 Drive Geometry Specification The X-75m2 drive geometry is set to report industry standard LBA settings per the IDEMA standard (LBA1-03). The values for each capacity are shown in the following Table 15. Table 15: Drive Geometry Total LBA User Addressable Bytes Decimal (Unformatted) 30 GBytes 58,626,288 30,016,659,456 64 GBytes 60 GBytes 117,231,408 60,022,480,896 128 GBytes 120 GBytes 234,441,648 120,034,123,776 256 GBytes 240 GBytes 468,862,128 240,057,409,536 512 GBytes 480 GBytes 937,703,088 480,103,981,056 1024 GBytes 960 GBytes 1,875,385,008 960,197,124,096 2048 GBytes 1920 GBytes 3,750,748,848 1,920,383,410,176 Raw Capacity User Capacity13 32 GBytes 13 1 GByte = 109 bytes Swissbit AG Industriestrasse 4 CH-9552 Bronschhofen Switzerland TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 13 of 25 5. Electrical Interface This 75-position M.2 connector incorporates both the B and M keys for Socket 2 SATA-based SSDs (Figure 2) and follows the applicable JEDEC specifications. M.2 SSDs follow the SATA I/O specification, offering a maximum performance of 6 Gbit/s. The signal/pin assignments and descriptions are listed in the following Table 16. TOP Figure 2: X-75m2 SATA Electrical Interface BOTTOM Table 16: Pin Assignment, Name and Description Description Assignment Pin Pin Assignment Description Config_3 GND 1 2 +3.3V 3.3V Source Ground GND 3 4 +3.3V 3.3V Source No Connect NC 5 6 NC No Connect No Connect NC 7 8 NC No Connect No Connect NC 9 10 DAS/DSS No Connect NC 11 12-18 - Mechanical Notch B Mechanical Notch B - 13-19 20 NC Reserved14 GND 21 22 NC Reserved15 Config_0 DEVACT Device Activity Signal No Connect NC 23 24 NC Reserved No Connect NC 25 26 NC Reserved16 GND 27 28 NC No Connect No Connect NC 29 30 NC No Connect No Connect NC 31 32 NC No Connect GND 33 34 NC Reserved No Connect NC 35 36 NC Reserved No Connect NC 37 38 DEVSLP GND 39 40 NC Reserved Ground Ground Ground Device Sleep, Input +SATA Differential Transmit Signal* B+ 41 42 NC Reserved -SATA Differential Transmit Signal* B- 43 44 NC No Connect GND 45 46 NC Reserved Ground -SATA Differential Receive Signal* A- 47 48 NC Reserved +SATA Differential Receive Signal* A+ 49 50 NC No Connect GND 51 52 NC No Connect Ground No Connect NC 53 54 NC No Connect No Connect NC 55 56 NC Reserved GND 57 58 NC Reserved Mechanical Notch M - 59-65 60-66 - Mechanical Notch M No Connect NC 67 68 NC No Connect Config_1 GND 69 70 3.3V Supply pin, 3.3V Ground GND 71 72 3.3V Supply pin, 3.3V Ground GND 73 74 3.3V Supply pin, 3.3V Ground Config_2 GND 75 *TX (transmit) and RX (receive) pins are labeled from the SSD view and must be connected with the reversed RX and TX signals of the host (i.e., TX to RX and RX to TX). 14 The write protect option is available on this pin upon request The quick erase option is available on this pin upon request 16 The RESET# option is available on this pin upon request Swissbit AG Industriestrasse 4 TLP: Swissbit public CH-9552 Bronschhofen no unauthorized distribution Switzerland www.swissbit.com/contact 15 Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 14 of 25 6. Package Mechanical Figure 3: X-75m2 SATA SSD Dimensions in mm [in] Figure 4: M.2 Connector Dimensions in mm Swissbit AG Industriestrasse 4 CH-9552 Bronschhofen Switzerland TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 15 of 25 7. ATA Commands This section provides information on the ATA commands supported by the SSD. The commands are issued to the device by loading the required registers in the command block with the supplied parameter and then writing the command code to the register. For backward compatibility, some commands are implemented as a “no operation”. See the following Table 17 for a list of ATA commands the device supports. For details about setting up the command registers, see the latest ATA Specification. Table 17: ATA Command Set Command Code Protocol Execute Device Diagnostic 90h Execute Device Diagnostic Flush Cache E7h Non-data Identify Device ECh PIO data-in Read DMA C8h DMA Read Multiple C4h PIO data-in Read Sector(s) 20h PIO data-in General Feature Set Read Verify Sector(s) 40h or 41h Non-data Set Feature EFh Non-data Set Multiple Mode C6h Non-data Write DMA CAh DMA Write Multiple C5h PIO data-out Write Sector(s) 30h PIO data-out NOP 00h Non-data Read Buffer E4h PIO data-in Write Buffer E8h PIO data-out Write Buffer DMA E9h DMA Download Microcode 92h PIO data-out Download Microcode DMA 93h DMA Check Power Mode E5h Non-data Idle E3h Non-data Idle Immediate E1h Non-data Sleep E6h Non-data Standby E2h Non-data Standby Immediate E0h Non-data B4h Non-data F1h PIO data-out Security Unlock F2h PIO data-out Security Erase Prepare F3h Non-data Security Erase Unit F4h PIO data-out Security Freeze Lock F5h Non-data Security Disable Password F6h PIO data-out S.M.A.R.T. Disable Operations B0h Non-data S.M.A.R.T. Enable/Disable Autosave B0h Non-data S.M.A.R.T. Enable Operations B0h Non-data S.M.A.R.T. Execute Off-Line Immediate B0h Non-data S.M.A.R.T. Read Data B0h PIO data-in S.M.A.R.T. Read Log B0h PIO data-in S.M.A.R.T. Read Thresholds B0h PIO data-in S.M.A.R.T. Return Status B0h Non-data Power Management Feature Set Sanitize Feature Set Sanitize Security Mode Feature Set Security Set Password S.M.A.R.T. Feature Set Swissbit AG Industriestrasse 4 CH-9552 Bronschhofen Switzerland TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 16 of 25 Command Code Protocol S.M.A.R.T. Save Attribute Values B0h Non-data S.M.A.R.T. Write Log B0h PIO data-out S.M.A.R.T. Write Thresholds B0h PIO data-out Read Native Max Address F8h Non-data Set Max Address F9h Non-data Set Max Set Password F9h PIO data-out Set Max Lock F9h Non-data Set Max Freeze Lock F9h Non-data Set Max Unlock F9h PIO data-out Flush Cache Ext EAh Non-data Read Sector(s) Ext 24h PIO data-in Read DMA Ext 25h DMA Read Log Ext 2Fh PIO data-in Read Log DMA Ext 47h DMA Read Multiple Ext 29h PIO data-in Read Native Max Address Ext 27h Non-data Read Verify Sector(s) Ext 42h Non-data Set Max Address Ext 37h Non-data Write DMA Ext 35h DMA Write DMA FUA Ext 3Dh DMA Write Multiple Ext 39h PIO data-out Write Multiple FUA Ext CEh PIO data-out Write Sector(s) Ext 34h PIO data-out Read FPDMA Queued 60h DMA Queued Write FPDMA Queued 61h DMA Queued Trusted Send 5Eh PIO data-out Trusted Send DMA 5Fh DMA Trusted Receive 5Ch PIO data-in Trusted Receive DMA 5Dh DMA Trusted (Non-Data) 5Bh Non-data 06h DMA Host Protected Area Feature Set 48-Bit Address Feature Set NCQ Feature Set Trusted Others Data Set Management Seek Swissbit AG Industriestrasse 4 CH-9552 Bronschhofen Switzerland 70h-7Fh Non-data TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 17 of 25 8. Identify Device Information The following Table 18 describes the 512 bytes of data the drive returns for the Identify Device command (ECh). Table 18: Identify Device Information 0 Default Value 0040h* Total Bytes 2 1 2 3FFFh C837h 2 2 Default number of cylinders Specific configuration 3 4-5 0010h 0000h 2 4 Default number of heads Obsolete 6 7-8 003Fh 0000h 2 4 Default number of sectors per track Number of sectors per drive (Word 7 = MSW, Word 8 = LSW) 9 10-19 0000h XXXX* 2 20 Obsolete Serial number in ASCII (right-justified) 20-22 23-26 0000h XXXX* 6 8 Obsolete Firmware revision in ASCII (big-endian byte order in Word) 27-46 47 XXXX* 8010h 40 2 Model number in ASCII (left-justified) Maximum number of sectors on Read/Write Multiple command 48 49 0400h 2F00h* 2 2 Trusted Computing feature set Standby timer, DMA, LBA, IORDY supported 50 51 4000h 0000h 2 2 Capabilities PIO data transfer cycle timing mode 0 52 53 0000h 0007h* 2 2 Obsolete Words 88 and 64-70 valid 54 55 3FFFh 0010h 2 2 Current numbers of cylinders Current numbers of heads 56 57-58 003Fh XXXXh 2 4 Current sectors per track Current capacity in LBAs (Word 57 = LSW, Word 58 = MSW) 59 60-61 B110h* XXXXh 2 4 Sanitize and multiple sector setting (host changeable) Total number of sectors addressable in LBA mode 62 63 0000h 0007h* 2 2 Obsolete Multiword DMA transfer support modes 2, 1 and 0 64 65 0003h 0078h* 2 2 Advanced PIO modes supported Minimum Multiword DMA transfer cycle time per Word 66 67 0078h* 0078h* 2 2 Recommended Multiword DMA transfer cycle time Minimum PIO transfer cycle time without flow control 68 69 0078h* 4D30h 2 2 Minimum PIO transfer cycle time with IORDY flow control CFast support 70-74 75 0000h 001Fh 10 1 Reserved Queue depth 76 77 850Eh 0086h 2 2 SATA capabilities Additional SATA capabilities 78 79 017Ch 0040h* 2 2 SATA feature support SATA features enabled (host changeable) 80 81 07FCh FFFFh 2 2 Major revision Minor revision 6 Features/command sets supported 6 Features/command sets enabled (host changeable) 2 UDMA mode supported Word(s) 82-84 85-87 88 746Bh* 7701h* 6163h* 7469h* B401h* 6163h* 407F* Swissbit AG Industriestrasse 4 CH-9552 Bronschhofen Switzerland Data Field Type Information Standard configuration (fixed) TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 18 of 25 89 Default Value 0002h* Total Bytes 2 90 91 0001h* 00FEh 4 2 Time for enhanced security erase completion Power Management 92 93-99 FFFEh* 0000h* 2 14 Master password revision code Reserved 100-103 104 XXXXh 0000h 8 2 Max user LBA48 address feature set Reserved 105 106 0008h 4000h 2 2 Maximum number of 512-bytes blocks per Data Set Management command Sector size 107-118 0000h 401Ch 401Ch 24 Reserved (WWN) Command set supported settings Command set features enabled (may change in operation) 121-127 128 0000h 0021h* 14 2 Reserved Security status (may change in operation) 129-159 160 XXXXh 84B0h* 62 2 “Swissbit SSD” Power requirement 161 162 8203h 0000h 2 2 CFast configuration Management schemes 163 164 0000h 0000h 2 2 CF IDE Timing CF Timing 165 166-167 8080h 0000h 2 4 CFast Operating Temperature Range Reserved 168 169 0003h 0001h 2 2 Form Factor Data Set Management supported 170-205 206 XXXXh 003Dh 72 2 Reserved SCT Command Transport 207-208 209 0000h 0400h 4 2 Reserved Logical block alignment 210-216 217 0000h 0001h* 14 2 Reserved Nominal media rotation rate: Solid State Device 218-221 222 0000h 10FFh 8 2 Reserved Transport major revision 223-233 234 0000h 0002h 22 2 Reserved Minimum number of 512-byte units per segmented download 235 236-254 0400h 0000h 2 38 Maximum number of 512-byte units per segmented download Reserved Word(s) 119-120 4 Data Field Type Information Time for security erase unit completion 255 XXXXh 2 Integrity Word * Standard values for full functionality are listed. Values depend on device configuration. Swissbit AG Industriestrasse 4 CH-9552 Bronschhofen Switzerland TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 19 of 25 9. S.M.A.R.T. Functionality The X-75m2 SSD fully supports the ATA Specification for Self-Monitoring, Analysis and Reporting Technology (S.M.A.R.T.). 9.1 S.M.A.R.T. Subcommands The following Table 19 lists the supported S.M.A.R.T. subcommands and the Features register values. The device aborts any S.M.A.R.T. subcommands with Features register values not listed in Table 19. Table 19: S.M.A.R.T. Features Supported Features Operation D0h S.M.A.R.T. Read Data D1h S.M.A.R.T. Read Attribute Thresholds D2h S.M.A.R.T. Enable/Disable Autosave D3h S.M.A.R.T. Save Attribute Values D4h S.M.A.R.T. Execute Off-Line Immediate D5h S.M.A.R.T. Read Log D6h S.M.A.R.T. Write Log D8h S.M.A.R.T. Enable Operations D9h S.M.A.R.T. Disable Operations DAh S.M.A.R.T. Return Status 9.2 S.M.A.R.T. Read Data When the drive receives the S.M.A.R.T. Read Data subcommand, it returns one sector (512 bytes) of data. See the following Table 20 for the data structure of this sector. Table 20: S.M.A.R.T. Data Structure Byte(s) Value Description 0-1 0100h S.M.A.R.T. structure version 2-361 XXXXh Attribute entries 1 to 30 (see Table 21) 362 00h Off-line data collection status (no off-line data collection started) 363 00h Self-test execution status byte (self-test completed) 364-365 0000h 366 00h Vendor specific 367 00h Off-line data collection capability (no off-line data collection) 368-369 0003h S.M.A.R.T. capabilities 370 01h Error logging capability Total time, in seconds, to complete off-line data collection 371 00h Vendor specific 372 01h Short self-test routine recommended polling time, in minutes 373 02h Extended self-test routine recommended polling time, in minutes Conveyance self-test routine recommended polling time, in minutes 374 01h 375-510 XXXXh 511 XXh Reserved (vendor specific) Data structure checksum 9.3 S.M.A.R.T. Attribute Entry Structure Each attribute entry consists of 12 bytes. See the following Table 21 for the data structure of each entry. Table 21: Attribute Entry Byte(s) Value 0 XXh 1-2 XXXXh 3 XXh Attribute value as a percentage 4 XXh Worst value as a percentage 5-11 XXXXh Swissbit AG Industriestrasse 4 CH-9552 Bronschhofen Switzerland Description Attribute ID (see Table 22) Flags (little-endian) Raw value (little-endian) TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 20 of 25 9.4 S.M.A.R.T. Attributes The X-75m2 drives support the S.M.A.R.T. attributes listed in the following Table 22. Table 22: S.M.A.R.T. Attributes ID 0x01 Threshold Attribute 0 Read Error Rate Description CRC Error count/total LBAs read 0x05 0 Reallocated Sectors Count 0x09 0 Power On Hours 0x0C 0 Power Cycle Count 0x10 1 Average Erase Count (pSLC) 0x11 0 Rated Erase Count (pSLC) Rated Erase Count on pSLC blocks (raw capacities ≤ 128 GBytes); Rated Erase Count on system blocks (raw capacities ≥ 256 GBytes) 0xA0 0 Uncorrectable Sector Count On Line Read/Write Uncorrectable Sector Count 0xA1 0xA3 0 0 Spare Block Count Number of Initial Invalid Blocks Number of available spare blocks Number of initial invalid blocks 0xA4 0xA5 0 0 Total Erase Count Maximum Erase Count Total Erase Count on all blocks Maximum Erase Count on a single block 0xA6 0xA7 0 0 Minimum Erase Count Average Erase Count Minimum Erase Count on a single block Average Erase Count on data storage blocks 0xA8 0 Rated Erase Count 0xA9 0 Power On Uncorrectable Error Count Rated Erase Count on data storage blocks Number of uncorrectable errors encountered during a power up event 0xC1 0xC2 0 0 Dynamic Remaps Temperature 0xC3 0 Flash ECC recovered 0xC4 0xC6 0 0 Reallocation Event Count Reported Uncorrectable Errors 0xC7 0 SATA PHY CRC Error Count 0xD7 0 TRIM Count 0xE7 25 Life Remaining 0xEB 0 Total Flash LBAs Written 0xED 0 Total Flash LBAs Written, Expanded 0xF1 0 Total Host LBAs Written 0xF2 0 Total Host LBAs Read 0xF3 0 Total Host LBAs Written, Expanded 0xF4 0 Total Host LBAs Read, Expanded 0xF8 1 SSD Remaining Life Swissbit AG Industriestrasse 4 CH-9552 Bronschhofen Switzerland Total number of runtime bad blocks (physical blocks) Total number of hours the device has been actively operating since the date of manufacture Total number of power cycles the device encountered Average Erase Count on pSLC blocks (raw capacities ≤ 128 GBytes only); Average Erase Count on system blocks (raw capacities ≥ 256 GBytes) Total number of remap operations On-chip temperature sensor value (degrees Celsius) Total number of times the device required the read-retry process to recover data Uncorrectable error count Total uncorrectable count when off-line Host Interface CRC Error Total number of times the host has issued the TRIM command Percentage of flash life remaining based on the number of spare blocks remaining Total number of flash sectors written (in 512-byte increments) Total number of flash sectors written, expanded (in 512byte increments) Total number of host sectors written (in 512-byte increments) Total number of host sectors read (in 512-byte increments) The upper 5 bytes of the total number of host sectors written (in 512-byte increments) The upper 5 bytes of the total number of host sectors read (in 512-byte increments) Percent of flash life remaining based upon the number of P/E cycles consumed TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 21 of 25 10. Part Number Decoder S 1 F 2 SA 3 1T92 4 M 5 2 6 A 7 K 8 Manuf. Memory Type. Product Type Density Platform Product Generation Memory Organization 4 9 TA 10 - I 11 - 8 12 C 13 - 616 14 - STD 15 Option Configuration Manuf. Code: Flash Mode Manuf. Code: Flash Package Temp. Option Flash Vendor Code Number of Flash Chips Technology 10.1 Manufacturer Swissbit code S Flash F SATA Interface SA 10.2 Memory Type 10.3 Product Type 10.4 Density 30 GBytes 030G 60 GBytes 060G 120 GBytes 120G 240 GBytes 240G 480 GBytes 480G 960 GBytes 960G 1920 GBytes 1T92 10.5 Platform M.2 SSD M x8 A X-75m2 Series K 10.6 Product Generation 10.7 Memory Organization 10.8 Technology 10.9 Number of Flash Chips 1 Flash 1 2 Flash 2 4 Flash 4 Toshiba / Kioxia Gen3 TO 10.10 Flash Code Swissbit AG Industriestrasse 4 CH-9552 Bronschhofen Switzerland TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 22 of 25 Toshiba / Kioxia Gen4 TA Commercial Temperature Range: 0 °C to 70 °C C Industrial Temperature Range: -40 °C to 85 °C I 10.11 Temperature Option 10.12 Die Classification 3D TLC MONO (single die package) 5 3D TLC DDP (dual die package) 6 3D TLC QDP (quad die package) 7 3D TLC ODP (octal die package) 8 10.13 Pin Mode TSOP BGA S A Dual nCE and Dual R/nB T B Quad nCE and Quad R/nB U C Octal nCE and Octal R/nB * V Sexdec nCE & Sexdec R/nB *Not Available * W Single nCE and Single R/nB 10.14 Drive configuration XYZ X = Dimension and Assembly Dimension Assembly X 2242 Single-Sided 1 2242 Double-Sided 2 2280 Single-Sided 5 2280 Double-Sided 6 Y = Firmware Revision FW Revision Y SBR13108 Gen4 1 SBR11002 Gen3 (60 GBytes to 120 GBytes) 1 SBR10006 Gen3 (240 GBytes to 960 GBytes) 1 SBR11003 Gen3 (60 GBytes to 120 GBytes) 2 SBR10010 Gen3 (240 GBytes to 960 GBytes) 2 SBR10013 Gen3 (240 GBytes to 960 GBytes) 3 SBR11007 Gen3 (30 GBytes to 120 GBytes) 3 Z = Feature Feature Z Standard 6 Standard STD 10.15 Option Swissbit AG Industriestrasse 4 CH-9552 Bronschhofen Switzerland TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 23 of 25 11. Swissbit M.2 SATA SSD Marking Specification 11.1 Top View Figure 5: X-75m2 2280 top view (example) 11.2 Print on the label Figure 6: X-75m2 label details Swissbit AG Industriestrasse 4 CH-9552 Bronschhofen Switzerland TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 24 of 25 12. Revision History Table 23: Document Revision History Date Revision Description Revision Details 0.90 Preliminary draft Doc. req. no. 2933 14-June-2019 0.91 Updated mechanical dimensions and performance values, added TBW values and m.2 2280 part numbers, current consumption for Doc. req. no. 2982 60 and 120GB density, added m.2 2242 form factor, minor changes 18-June-2019 0.92 Added current consumption for 240 - 960GB density (m.2 2280) Doc. req. no. 2993 05-July-2019 1.00 Minor changes, added data reliability, updated/added m.2 2242 power consumption and performance Doc. req. no. 3038 25-July-2019 1.01 Added temperature to data retention table Doc. req. no. 3085 28-Oct-2019 1.02 Updated S.M.A.R.T. data and Identify Device data, added FW2 part numbers, updated random performance, weight and endurance values (60 and 120GB) Doc. req. no. 3204 14-Nov-2019 1.03 Updated power consumption Doc. req. no. 3268 08-Apr-2020 1.04 Added sequential workload, updated endurance for 60GB and 120GB. Added 30 GB product as well as 60GB and 120GB FW3 products. Doc. req. no. 3583 25-Aug-2020 1.05 Added 1920 GByte device and updated description of S.M.A.R.T. attribute 0x09. Doc. req. no. 3983 28-Oct-2020 1.06 Updated firmware version and part numbers for capacities 240 GB to 960 GB. Doc. req. no 4122 18-Aug-2021 1.07 Added Gen4 products. Doc. req. no. 4800 28-Nov-2021 1.08 Updated current for Gen4 products. Doc. req. no. 5145 17-May-2019 Disclaimer: No part of this document may be copied or reproduced in any form or by any means, or transferred to any third party, without the prior written consent of an authorized representative of Swissbit AG (“SWISSBIT”). The information in this document is subject to change without notice. SWISSBIT assumes no responsibility for any errors or omissions that may appear in this document and disclaims responsibility for any consequences resulting from the use of the information set forth herein. SWISSBIT makes no commitments to update or to keep current information contained in this document. The products listed in this document are not suitable for use in applications such as, but not limited to, aircraft control systems, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. Moreover, SWISSBIT does not recommend or approve the use of any of its products in life support devices or systems or in any application where failure could result in injury or death. If a customer wishes to use SWISSBIT products in applications not intended by SWISSBIT, said customer must contact an authorized SWISSBIT representative to determine SWISSBIT willingness to support a given application. The information set forth in this document does not convey any license under the copyrights, patent rights, trademarks or other intellectual property rights claimed and owned by SWISSBIT. The information set forth in this document is considered to be “Proprietary” and “Confidential” property owned by SWISSBIT. ALL PRODUCTS SOLD BY SWISSBIT ARE COVERED BY THE PROVISIONS APPEARING IN SWISSBIT’S TERMS AND CONDITIONS OF SALE ONLY, INCLUDING THE LIMITATIONS OF LIABILITY, WARRANTY AND INFRINGEMENT PROVISIONS. SWISSBIT MAKES NO WARRANTIES OF ANY KIND, EXPRESS, STATUTORY, IMPLIED OR OTHERWISE, REGARDING INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED PRODUCTS FROM INTELLECTUAL PROPERTY INFRINGEMENT AND EXPRESSLY DISCLAIMS ANY SUCH WARRANTIES INCLUDING WITHOUT LIMITATION ANY EXPRESS, STATUTORY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. © 2022 SWISSBIT AG All rights reserved. Swissbit AG Industriestrasse 4 CH-9552 Bronschhofen Switzerland TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact Revision: 1.08 Template: Doc-4991 File: X-75m2_data_sheet_SA-MxAK_Rev108 Page 25 of 25
SFSA1T92M2AK4TA-C-8C-616-STD 价格&库存

很抱歉,暂时无法提供与“SFSA1T92M2AK4TA-C-8C-616-STD”相匹配的价格&库存,您可以联系我们找货

免费人工找货
SFSA1T92M2AK4TA-C-8C-616-STD
    •  国内价格 香港价格
    • 1+6549.067791+789.79980
    • 2+6370.429442+768.25650
    • 3+6310.967083+761.08550
    • 4+6310.967084+761.08550
    • 5+6132.328735+739.54220

    库存:4