74AVC2T245-Q100
2-bit dual supply translating transceiver with configurable
voltage translation; 3-state
Rev. 1 — 14 June 2019
Product data sheet
1. General description
The 74AVC2T245-Q100 is a 2-bit, dual supply transceiver that enables bidirectional level
translation. The device can be used as two 1-bit transceivers or as a 2-bit transceiver. It features
two 2-bit input-output ports (An and Bn) and direction control inputs (DIRn), an output enable input
(OE) and dual supply pins (VCC(A) and VCC(B)). Both VCC(A) and VCC(B) can be supplied at any
voltage between 0.8 V and 3.6 V making the device suitable for translating between any of the low
voltage nodes (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins An, OE and DIRn are referenced
to VCC(A) and pins Bn are referenced to VCC(B). A HIGH on DIRn allows transmission from An to Bn
and a LOW on DIRn allows transmission from Bn to An. The output enable input (OE) can be used
to disable the outputs so the buses are effectively isolated.
The device is fully specified for partial power-down applications using IOFF. The IOFF circuitry
disables the output, preventing any damaging backflow current through the device when it is
powered down. In suspend mode when either VCC(A) or VCC(B) are at GND level, both An and Bn
are in the high-impedance OFF-state.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100
(Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
•
•
•
•
•
•
•
•
•
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
• Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Wide supply voltage range:
• VCC(A): 0.8 V to 3.6 V
• VCC(B): 0.8 V to 3.6 V
Complies with JEDEC standards:
• JESD8-12 (0.8 V to 1.3 V)
• JESD8-11 (0.9 V to 1.65 V)
• JESD8-7 (1.2 V to 1.95 V)
• JESD8-5 (1.8 V to 2.7 V)
• JESD8-B (2.7 V to 3.6 V)
ESD protection:
• HBM JESD22-A114E Class 3B exceeds 8000 V
• CDM JESD22-C101C exceeds 1000 V
Maximum data rates:
• 380 Mbit/s (≥ 1.8 V to 3.3 V translation)
• 200 Mbit/s (≥ 1.1 V to 3.3 V translation)
• 200 Mbit/s (≥ 1.1 V to 2.5 V translation)
• 200 Mbit/s (≥ 1.1 V to 1.8 V translation)
• 150 Mbit/s (≥ 1.1 V to 1.5 V translation)
• 100 Mbit/s (≥ 1.1 V to 1.2 V translation)
Suspend mode
Latch-up performance exceeds 100 mA per JESD 78 Class II
Inputs accept voltages up to 3.6 V
IOFF circuitry provides partial Power-down mode operation
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range Name
74AVC2T245GU-Q100 -40 °C to +125 °C
XQFN10
Description
Version
plastic, extremely thin quad flat package; no leads; SOT1160-1
10 terminals; body 1.40 x 1.80 x 0.50 mm
4. Marking
Table 2. Marking codes
Type number
Marking code
74AVC2T245GU-Q100
B3
5. Functional diagram
5
4
B1
VCC(A)
2
10
B2
VCC(B)
OE
DIR1
DIR2
A1
8
Fig. 1.
1
A2
9
aaa-022963
Logic symbol
OE
An
DIRn
Bn
VCC(A)
VCC(B)
to next transceiver
Fig. 2.
001aao070
Logic diagram (one 1-bit transceiver)
74AVC2T245_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
2 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
6. Pinning information
6.1. Pinning
8 A1
terminal 1
index area
9 A2
10 DIR1
74AVC2T245
6 VCC(B)
B1 5
OE 2
B2 4
7 VCC(A)
GND 3
DIR2 1
Transparent top view
aaa-022964
Fig. 3.
Pin configuration SOT1160-1 (XQFN10)
6.2. Pin description
Table 3. Pin description
Symbol
Pin
Description
DIR1, DIR2
10, 1
direction control
OE
2
output enable input (active LOW)
VCC(B)
6
supply voltage B (Bn inputs are referenced to VCC(B))
VCC(A)
7
supply voltage A (An, OE and DIRn inputs are referenced to VCC(A))
A1, A2
8, 9
data input or output
B1, B2
5, 4
data input or output
GND
3
ground (0 V)
7. Functional description
Table 4. Function table
H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = high-impedance OFF-state.
Supply voltage
Input
VCC(A), VCC(B)
OE[1]
DIRn[1]
An[1]
Bn[1]
0.8 V to 3.6 V
L
L
An = Bn
input
0.8 V to 3.6 V
L
H
input
Bn = An
0.8 V to 3.6 V
H
X
Z
Z
GND[2]
X
X
Z
Z
[1]
[2]
Input/output
The An, DIRn and OE input circuit is referenced to VCC(A); The Bn input circuit is referenced to VCC(B).
If at least one of VCC(A) or VCC(B) is at GND level, the device goes into suspend mode.
74AVC2T245_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
3 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
8. Limiting values
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
VCC(A)
Conditions
Min
Max
Unit
supply voltage A
-0.5
+4.6
V
VCC(B)
supply voltage B
-0.5
+4.6
V
IIK
input clamping current
VI
input voltage
IOK
output clamping current
VO < 0 V
VO
output voltage
Active mode
VI < 0 V
-50
-
-0.5
+4.6
-50
-
[1][2][3]
-0.5
VCCO + 0.5
V
Suspend or 3-state mode
[1]
-0.5
+4.6
V
[2]
-
±50
mA
-
100
mA
[1]
mA
V
mA
IO
output current
VO = 0 V to VCCO
ICC
supply current
ICC(A) or ICC(B)
IGND
ground current
-100
-
mA
Tstg
storage temperature
-65
+150
°C
Ptot
total power dissipation
-
250
mW
[1]
[2]
[3]
[4]
Tamb = -40 °C to +125 °C
[4]
The minimum input voltage ratings and output voltage ratings may be exceeded if the input and output current ratings are observed.
VCCO is the supply voltage associated with the output port.
VCCO + 0.5 V should not exceed 4.6 V.
For SOT1160-1 package: above 115 °C derates linearly with 7.1 mW/K.
9. Recommended operating conditions
Table 6. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
VCC(A)
Conditions
Min
Max
Unit
supply voltage A
0.8
3.6
V
VCC(B)
supply voltage B
0.8
3.6
V
VI
input voltage
0
3.6
V
VO
output voltage
0
VCCO
V
0
3.6
V
-40
+125
°C
-
5
Active mode
[1]
Suspend or 3-state mode
Tamb
ambient temperature
Δt/ΔV
input transition rise and fall rate
[1]
[2]
VCCI =0.8 V to 3.6 V
[2]
ns/V
VCCO is the supply voltage associated with the output port.
VCCI is the supply voltage associated with the input port.
74AVC2T245_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
4 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
10. Static characteristics
Table 7. Typical static characteristics at Tamb = 25 °C [1][2]
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
VOH
VOL
Conditions
Min
Typ
Max
Unit
VI = VIH or VIL
HIGH-level
output voltage
IO = -1.5 mA; VCC(A) = VCC(B) = 0.8 V
-
0.69
-
V
VI = VIH or VIL
LOW-level
output voltage
IO = 1.5 mA; VCC(A) = VCC(B) = 0.8 V
-
0.07
-
V
-
±0.025
±0.25
μA
II
input leakage
current
DIRn, OE input; VI = 0 V or 3.6 V;
VCC(A) = VCC(B) = 0.8 V to 3.6 V
IOZ
OFF-state
output current
A or B port; VO = 0 V or VCCO;
VCC(A) = VCC(B) = 3.6 V
[3]
-
±0.5
±2.5
μA
suspend mode A port; VO = 0 V or VCCO;
VCC(A) = 3.6 V; VCC(B) = 0 V
[3]
-
±0.5
±2.5
μA
suspend mode B port; VO = 0 V or VCCO;
VCC(A) = 0 V; VCC(B) = 3.6 V
[3]
-
±0.5
±2.5
μA
-
±0.1
±1
μA
A port; VCC(A) = 0 V; VCC(B) = 0.8 V to 3.6 V
-
±0.1
±1
μA
B port; VCC(B) = 0 V; VCC(A) = 0.8 V to 3.6 V
-
±0.1
±1
μA
power-off
leakage
current
VI or VO = 0 V to 3.6 V
CI
input
capacitance
DIRn, OE input; VI = 0 V or 3.3 V;
VCC(A) = VCC(B) = 3.3 V
-
2.0
-
pF
CI/O
input/output
capacitance
A and B port; VO = 3.3 V or 0 V;
VCC(A) = VCC(B) = 3.3 V
-
4.0
-
pF
IOFF
[1]
[2]
[3]
VCCO is the supply voltage associated with the output port.
VCCI is the supply voltage associated with the data input port.
For I/O ports, the parameter IOZ includes the input leakage current.
74AVC2T245_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
5 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
Table 8. Static characteristics [1][2]
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
VIH
data input
HIGH-level
input voltage
-40 °C to +85 °C
-40 °C to +125 °C
Unit
Min
Max
Min
Max
VCCI = 0.8 V
0.70VCCI
-
0.70VCCI
-
V
VCCI = 1.1 V to 1.95 V
0.65VCCI
-
0.65VCCI
-
V
VCCI = 2.3 V to 2.7 V
1.6
-
1.6
-
V
VCCI = 3.0 V to 3.6 V
2
-
2
-
V
VCC(A) = 0.8 V
0.70VCC(A)
-
0.70VCC(A)
-
V
VCC(A) = 1.1 V to 1.95 V
0.65VCC(A)
-
0.65VCC(A)
-
V
VCC(A) = 2.3 V to 2.7 V
1.6
-
1.6
-
V
VCC(A) = 3.0 V to 3.6 V
2
-
2
-
V
VCCI = 0.8 V
-
0.30VCCI
-
0.30VCCI V
VCCI = 1.1 V to 1.95 V
-
0.35VCCI
-
0.35VCCI V
VCCI = 2.3 V to 2.7 V
-
0.7
-
0.7
V
VCCI = 3.0 V to 3.6 V
-
0.8
-
0.8
V
VCC(A) = 0.8 V
-
0.30VCC(A)
-
0.30VCC(A) V
VCC(A) = 1.1 V to 1.95 V
-
0.35VCC(A)
-
0.35VCC(A) V
VCC(A) = 2.3 V to 2.7 V
-
0.7
-
0.7
V
VCC(A) = 3.0 V to 3.6 V
-
0.8
-
0.8
V
VCCO - 0.1
-
VCCO - 0.1
-
V
IO = -3 mA;
VCC(A) = VCC(B) = 1.1 V
0.85
-
0.85
-
V
IO = -6 mA;
VCC(A) = VCC(B) = 1.4 V
1.05
-
1.05
-
V
IO = -8 mA;
VCC(A) = VCC(B) = 1.65 V
1.2
-
1.2
-
V
IO = -9 mA;
VCC(A) = VCC(B) = 2.3 V
1.75
-
1.75
-
V
IO = -12 mA;
VCC(A) = VCC(B) = 3.0 V
2.3
-
2.3
-
V
DIRn, OE input
VIL
LOW-level
input voltage
data input
DIRn, OE input
VOH
VI = VIH or VIL
HIGH-level
output voltage
IO = -100 μA;
VCC(A) = VCC(B) = 0.8 V to 3.6 V
74AVC2T245_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
6 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
Symbol Parameter
VOL
Conditions
-40 °C to +85 °C
Max
Min
Max
-
0.1
-
0.1
V
IO = 3 mA;
VCC(A) = VCC(B) = 1.1 V
-
0.25
-
0.25
V
IO = 6 mA;
VCC(A) = VCC(B) = 1.4 V
-
0.35
-
0.35
V
IO = 8 mA;
VCC(A) = VCC(B) = 1.65 V
-
0.45
-
0.45
V
IO = 9 mA;
VCC(A) = VCC(B) = 2.3 V
-
0.55
-
0.55
V
IO = 12 mA;
VCC(A) = VCC(B) = 3.0 V
-
0.7
-
0.7
V
-
±1
-
±5
μA
[3]
-
±5
-
±30
μA
suspend mode A port; VO = 0 V or VCCO; [3]
VCC(A) = 3.6 V; VCC(B) = 0 V
-
±5
-
±30
μA
suspend mode B port; VO = 0 V or VCCO; [3]
VCC(A) = 0 V; VCC(B) = 3.6 V
-
±5
-
±30
μA
A port; VI or VO = 0 V to 3.6 V;
VCC(A) = 0 V; VCC(B) = 0.8 V to 3.6 V
-
±5
-
±30
μA
B port; VI or VO = 0 V to 3.6 V;
VCC(B) = 0 V; VCC(A) = 0.8 V to 3.6 V
-
±5
-
±30
μA
VCC(A) = 0.8 V to 3.6 V;
VCC(B) = 0.8 V to 3.6 V
-
10
-
55
μA
VCC(A) = 1.1 V to 3.6 V;
VCC(B) = 1.1 V to 3.6 V
-
8
-
50
μA
VCC(A) = 3.6 V; VCC(B) = 0 V
-
8
-
50
μA
VCC(A) = 0 V; VCC(B) = 3.6 V
-2
-
-12
-
μA
VCC(A) = 0.8 V to 3.6 V;
VCC(B) = 0.8 V to 3.6 V
-
10
-
55
μA
VCC(A) = 1.1 V to 3.6 V;
VCC(B) = 1.1 V to 3.6 V
-
8
-
50
μA
VCC(A) = 3.6 V; VCC(B) = 0 V
-2
-
-12
-
μA
VCC(A) = 0 V; VCC(B) = 3.6 V
VI = VIH or VIL
LOW-level
output voltage
IO = 100 μA;
VCC(A) = VCC(B) = 0.8 V to 3.6 V
input leakage
current
DIRn, OE input; VI = 0 V or 3.6 V;
VCC(A) = VCC(B) = 0.8 V to 3.6 V
IOZ
OFF-state
output current
A or B port; VO = 0 V or VCCO;
VCC(A) = VCC(B) = 3.6 V
ICC
power-off
leakage
current
Unit
Min
II
IOFF
-40 °C to +125 °C
supply current A port; VI = 0 V or VCCI; IO = 0 A
B port; VI = 0 V or VCCI; IO = 0 A
74AVC2T245_Q100
Product data sheet
-
8
-
50
μA
A plus B port (ICC(A) + ICC(B)); IO = 0 A;
VI = 0 V or VCCI; VCC(A) = 0.8 V to 3.6 V;
VCC(B) = 0.8 V to 3.6 V
-
20
-
70
μA
A plus B port (ICC(A) + ICC(B)); IO = 0 A;
VI = 0 V or VCCI; VCC(A) = 1.1 V to 3.6 V;
VCC(B) = 1.1 V to 3.6 V
-
16
-
65
μA
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
7 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
Symbol Parameter
ΔICC
[1]
[2]
[3]
Conditions
-40 °C to +85 °C
additional
VI = 3.0 V; VCC(A) = VCC(B) = 3.6 V
supply current
-40 °C to +125 °C
Min
Max
Min
Max
-
500
-
650
Unit
μA
VCCO is the supply voltage associated with the output port.
VCCI is the supply voltage associated with the data input port.
For I/O ports, the parameter IOZ includes the input leakage current.
Table 9. Typical total supply current (ICC(A) + ICC(B))
VCC(A)
VCC(B)
Unit
0V
0.8 V
1.2 V
1.5 V
1.8 V
2.5 V
3.3 V
0V
0
0.1
0.1
0.1
0.1
0.1
0.1
μA
0.8 V
0.1
0.1
0.1
0.1
0.1
0.3
1.6
μA
1.2 V
0.1
0.1
0.1
0.1
0.1
0.1
0.8
μA
1.5 V
0.1
0.1
0.1
0.1
0.1
0.1
0.4
μA
1.8 V
0.1
0.1
0.1
0.1
0.1
0.1
0.2
μA
2.5 V
0.1
0.3
0.1
0.1
0.1
0.1
0.1
μA
3.3 V
0.1
1.6
0.8
0.4
0.2
0.1
0.1
μA
11. Dynamic characteristics
Table 10. Typical power dissipation capacitance at VCC(A) = VCC(B) and Tamb = 25 °C [1][2]
Voltages are referenced to GND (ground = 0 V).
Symbol
CPD
[1]
[2]
Parameter
Conditions
VCC(A) = VCC(B)
Unit
0.8 V
1.2 V
1.5 V
1.8 V
2.5 V
3.3 V
power dissipation A port: (direction An to Bn);
output enabled
capacitance
0.2
0.2
0.2
0.2
0.3
0.6
pF
A port: (direction An to Bn);
output disabled
0.2
0.2
0.2
0.2
0.3
0.6
pF
A port: (direction Bn to An);
output enabled
9
9
9
10
12
14
pF
A port: (direction Bn to An);
output disabled
0.6
0.7
0.7
0.7
0.8
0.9
pF
B port: (direction An to Bn);
output enabled
9
9
9
10
12
14
pF
B port: (direction An to Bn);
output disabled
0.6
0.7
0.7
0.7
0.8
0.9
pF
B port: (direction Bn to An);
output enabled
0.2
0.2
0.2
0.2
0.3
0.6
pF
B port: (direction Bn to An);
output disabled
0.2
0.2
0.2
0.2
0.3
0.6
pF
CPD is used to determine the dynamic power dissipation (PD in μW).
2
2
PD = CPD × VCC x fi x N + Σ(CL x VCC × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
2
Σ(CL x VCC × fo) = sum of the outputs.
fi = 10 MHz; VI = GND to VCC; tr = tf = 1 ns; CL = 0 pF; RL = ∞ Ω.
74AVC2T245_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
8 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
Table 11. Typical dynamic characteristics at VCC(A) = 0.8 V and Tamb = 25 °C [1]
Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 6; for waveforms see Fig. 4 and Fig. 5
Symbol
Parameter
0.8 V
1.2 V
1.5 V
1.8 V
2.5 V
3.3 V
tpd
propagation delay An to Bn
17.5
8.0
7.0
6.7
6.6
6.7
ns
Bn to An
17.6
14.8
14.4
14.2
14.0
13.8
ns
OE to An
17.0
17.0
17.0
17.0
17.0
17.0
ns
OE to Bn
19.7
10.9
9.8
10.0
9.3
9.9
ns
OE to An
30.3
30.2
30.2
30.2
30.1
30.1
ns
OE to Bn
34.3
22.7
21.5
21.0
21.1
21.5
ns
tdis
disable time
ten
[1]
enable time
Conditions
VCC(B)
Unit
tpd is the same as tPLH and tPHL; tdis is the same as tPLZ and tPHZ; ten is the same as tPZL and tPZH.
Table 12. Typical dynamic characteristics at VCC(B) = 0.8 V and Tamb = 25 °C [1]
Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 6; for waveforms see Fig. 4 and Fig. 5
Symbol
tpd
tdis
ten
[1]
Parameter
Conditions
VCC(A)
Unit
0.8 V
1.2 V
1.5 V
1.8 V
2.5 V
3.3 V
propagation delay An to Bn
17.5
14.8
14.3
14.1
13.9
13.8
ns
Bn to An
17.6
8.0
7.1
6.8
6.6
6.7
ns
OE to An
17.0
5.8
4.1
4.0
2.9
3.4
ns
OE to Bn
19.7
15.6
15.0
14.7
14.4
14.1
ns
OE to An
30.3
6.2
4.1
3.1
2.2
1.8
ns
OE to Bn
34.3
18.1
17.2
16.8
16.5
16.3
ns
disable time
enable time
tpd is the same as tPLH and tPHL; tdis is the same as tPLZ and tPHZ; ten is the same as tPZL and tPZH.
74AVC2T245_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
9 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
Table 13. Dynamic characteristics for temperature range -40 °C to +85 °C [1]
Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 6; for waveforms see Fig. 4 and Fig. 5
Symbol
Parameter
Conditions
VCC(B)
Unit
1.2 V±0.1 V
1.5 V±0.1 V
1.8 V±0.15 V
2.5 V±0.2 V
3.3 V±0.3 V
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
VCC(A) = 1.1 V to 1.3 V
tpd
tdis
ten
propagation
delay
An to Bn
1.1
9.2
1.1
6.9
0.9
5.9
0.9
5.3
0.8
5.2
ns
Bn to An
1.1
9.2
1
8.5
1
8.2
0.9
8.2
0.8
8
ns
disable time
OE to An
2.4
10
2.4
10
2.4
10
2.4
10
2.4
10
ns
OE to Bn
2.7
10.8
2.3
8.4
2.5
8
2.1
7
2.6
7.8
ns
OE to An
1.5
12.4
1.5
12.4
1.5
12.4
1.5
12.4
1.5
12.4 ns
OE to Bn
1.9
12.6
1.7
9.3
1.6
8
1.5
6.9
1.4
6.7
ns
enable time
VCC(A) = 1.4 V to 1.6 V
tpd
tdis
ten
propagation
delay
An to Bn
1
8.5
1
5.5
0.9
4.7
0.9
3.8
0.8
3.5
ns
Bn to An
1.1
6.9
1
5.5
1
5.3
0.9
5
0.8
4.8
ns
disable time
OE to An
2
6.3
2
6.3
2
6.3
2
6.3
2
6.3
ns
OE to Bn
2.6
9.8
2.2
6.7
2.5
6.5
2
5.4
2.5
6
ns
OE to An
1.2
6.8
1.2
6.8
1.2
6.8
1.2
6.8
1.2
6.8
ns
OE to Bn
1.7
11
1.5
6.8
1.4
5.8
1.3
4.8
1.3
4.4
ns
enable time
VCC(A) = 1.65 V to 1.95 V
propagation
delay
An to Bn
1
8.2
1
5.3
0.9
4.4
0.8
3.4
0.7
3.2
ns
Bn to An
0.9
5.9
0.9
4.7
0.9
4.4
0.8
4.1
0.7
3.9
ns
tdis
disable time
OE to An
2.1
5.9
2.1
5.9
2.1
5.9
2.1
5.9
2.1
5.9
ns
OE to Bn
2.4
9.5
2.1
6.4
2.3
6.2
1.8
5
2.3
5.6
ns
ten
enable time
OE to An
1.1
5.3
1.1
5.3
1.1
5.3
1.1
5.3
1.1
5.3
ns
OE to Bn
1.6
10.5
1.4
6.3
1.3
5.3
1.2
4.3
1.1
3.9
ns
2.7
ns
tpd
VCC(A) = 2.3 V to 2.7 V
tpd
propagation
delay
An to Bn
0.9
8.2
0.9
5
0.8
4.1
0.7
3.1
0.6
Bn to An
0.9
5.3
0.9
3.8
0.8
3.4
0.7
3.1
0.6
3
ns
tdis
disable time
OE to An
1.5
4.3
1.5
4.3
1.5
4.3
1.5
4.3
1.5
4.3
ns
OE to Bn
2.3
9
1.9
6
2.2
5.8
1.6
4.6
2.1
5.1
ns
OE to An
0.9
3.6
0.9
3.6
0.9
3.6
0.9
3.6
0.9
3.6
ns
OE to Bn
1.3
10
1.3
5.8
1.2
4.8
1.1
3.7
1.1
3.3
ns
propagation
delay
An to Bn
0.8
8
0.8
4.8
0.7
3.9
0.6
3
0.5
2.6
ns
Bn to An
0.8
5.2
0.8
3.5
0.7
3.2
0.6
2.7
0.5
2.6
ns
disable time
OE to An
1.9
4.7
1.9
4.7
1.9
4.7
1.9
4.7
1.9
4.7
ns
OE to Bn
2.2
8.6
1.9
5.8
2
5.6
1.5
4.4
2
5
ns
OE to An
0.9
2.9
0.9
2.9
0.9
2.9
0.9
2.9
0.9
2.9
ns
OE to Bn
1.5
9.8
1.4
5.6
1.2
4.6
1.1
3.5
1.1
3.1
ns
ten
enable time
VCC(A) = 3.0 V to 3.6 V
tpd
tdis
ten
[1]
enable time
tpd is the same as tPLH and tPHL; tdis is the same as tPLZ and tPHZ; ten is the same as tPZL and tPZH.
74AVC2T245_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
10 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
Table 14. Dynamic characteristics for temperature range -40 °C to +125 °C [1]
Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 6; for waveforms see Fig. 4 and Fig. 5
Symbol
Parameter
Conditions
VCC(B)
Unit
1.2 V±0.1 V
1.5 V±0.1 V
1.8 V±0.15 V
2.5 V±0.2 V
3.3 V±0.3 V
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
VCC(A) = 1.1 V to 1.3 V
tpd
tdis
ten
propagation
delay
An to Bn
1.1
9.7
1.1
7.3
0.9
6.3
0.9
5.6
0.8
5.5
ns
Bn to An
1.1
9.7
1
8.9
1
8.6
0.9
8.6
0.8
8.4
ns
disable time
OE to An
2.4
10.5
2.4
10.5
2.4
10.5
2.4
10.5
2.4
10.5 ns
OE to Bn
2.7
11.6
2.3
9.1
2.5
8.6
2.1
7.5
2.6
8.4
ns
OE to An
1.5
13
1.5
13
1.5
13
1.5
13
1.5
13
ns
OE to Bn
1.9
13
1.7
9.6
1.6
8.4
1.5
7.2
1.4
7
ns
enable time
VCC(A) = 1.4 V to 1.6 V
tpd
tdis
ten
propagation
delay
An to Bn
1
8.9
1
5.7
0.9
4.9
0.9
4
0.8
3.7
ns
Bn to An
1.1
7.3
1
5.7
1
5.5
0.9
5.2
0.8
5.1
ns
disable time
OE to An
2
6.7
2
6.7
2
6.7
2
6.7
2
6.7
ns
OE to Bn
2.6
10.2
2.2
7.1
2.5
6.9
2
5.7
2.5
6.3
ns
OE to An
1.2
7.3
1.2
7.3
1.2
7.3
1.2
7.3
1.2
7.3
ns
OE to Bn
1.7
11.4
1.5
7.1
1.4
6.1
1.3
5.1
1.3
4.7
ns
enable time
VCC(A) = 1.65 V to 1.95 V
propagation
delay
An to Bn
1
8.6
1
5.5
0.9
4.6
0.8
3.6
0.7
3.4
ns
Bn to An
0.9
6.3
0.9
4.9
0.9
4.6
0.8
4.3
0.7
4.1
ns
tdis
disable time
OE to An
2.1
6.2
2.1
6.2
2.1
6.2
2.1
6.2
2.1
6.2
ns
OE to Bn
2.4
10
2.1
6.8
2.3
6.6
1.8
5.3
2.3
5.9
ns
ten
enable time
OE to An
1.1
5.7
1.1
5.7
1.1
5.7
1.1
5.7
1.1
5.7
ns
OE to Bn
1.6
11
1.4
6.7
1.3
5.7
1.2
4.6
1.1
4.2
ns
5.2
0.8
4.3
0.7
3.3
0.6
2.9
ns
tpd
VCC(A) = 2.3 V to 2.7 V
tpd
propagation
delay
An to Bn
0.9
8.6
0.9
Bn to An
0.9
5.6
0.9
4
0.8
3.6
0.7
3.3
0.6
3.2
ns
tdis
disable time
OE to An
1.5
4.6
1.5
4.6
1.5
4.6
1.5
4.6
1.5
4.6
ns
OE to Bn
2.3
9.5
1.9
6.4
2.2
6.1
1.6
4.9
2.1
5.4
ns
OE to An
0.9
3.9
0.9
3.9
0.9
3.9
0.9
3.9
0.9
3.9
ns
OE to Bn
1.3
10.5
1.3
6.2
1.2
5.1
1.1
4
1.1
3.6
ns
propagation
delay
An to Bn
0.8
8.4
0.8
5.1
0.7
4.1
0.6
3.2
0.5
2.7
ns
Bn to An
0.8
5.5
0.8
3.7
0.7
3.4
0.6
2.9
0.5
2.7
ns
disable time
OE to An
1.9
5
1.9
5
1.9
5
1.9
5
1.9
5
ns
OE to Bn
2.2
9
1.9
6.2
2
5.9
1.5
4.7
2
5.2
ns
OE to An
0.9
3.1
0.9
3.1
0.9
3.1
0.9
3.1
0.9
3.1
ns
OE to Bn
1.5
10.2
1.4
5.9
1.2
5
1.1
3.7
1.1
3.3
ns
ten
enable time
VCC(A) = 3.0 V to 3.6 V
tpd
tdis
ten
[1]
enable time
tpd is the same as tPLH and tPHL; tdis is the same as tPLZ and tPHZ; ten is the same as tPZL and tPZH.
74AVC2T245_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
11 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
11.1. Waveforms and test circuit
VI
VM
An, Bn input
GND
tPHL
tPLH
VOH
VM
Bn, An output
VOL
aaa-022965
Measurement points are given in Table 15.
VOL and VOH are typical output voltage levels that occur with the output load.
Fig. 4.
The data input (An, Bn) to output (Bn, An) propagation delay times
VI
VM
OE input
GND
tPLZ
output
LOW-to-OFF
OFF-to-LOW
tPZL
VCCO
VM
VX
VOL
tPHZ
output
HIGH-to-OFF
OFF-to-HIGH
VOH
tPZH
VY
VM
GND
outputs
enabled
outputs
disabled
outputs
enabled
aaa-022966
Measurement points are given in Table 15.
VOL and VOH are typical output voltage levels that occur with the output load.
Fig. 5.
Enable and disable times
Table 15. Measurement points
Supply voltage
Input [1]
Output [2]
VCC(A), VCC(B)
VM
VM
VX
VY
0.8 V to 1.6 V
0.5VCCI
0.5VCCO
VOL + 0.1 V
VOH - 0.1 V
1.65 V to 2.7 V
0.5VCCI
0.5VCCO
VOL + 0.15 V
VOH - 0.15 V
3.0 V to 3.6 V
0.5VCCI
0.5VCCO
VOL + 0.3 V
VOH - 0.3 V
[1]
[2]
VCCI is the supply voltage associated with the data input port.
VCCO is the supply voltage associated with the output port.
74AVC2T245_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
12 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
tW
VI
90 %
negative
pulse
VM
VM
10 %
0V
VI
tf
tr
tr
tf
90 %
positive
pulse
VM
VM
10 %
0V
tW
VEXT
VCC
VI
G
RL
VO
DUT
RT
CL
RL
001aae331
Test data is given in Table 16.
RL = Load resistance.
CL = Load capacitance including jig and probe capacitance.
RT = termination resistance should be equal to output impedance Zo of the pulse generator.
VEXT = External voltage for measuring switching times.
Fig. 6.
Test circuit for measuring switching times
Table 16. Test data
Supply voltage
Input
Load
VEXT
VCC(A), VCC(B)
VI [1]
Δt/ΔV [2]
CL
RL
tPLH, tPHL
tPZH, tPHZ
tPZL, tPLZ [3]
0.8 V to 1.6 V
VCCI
≤ 1.0 ns/V
15 pF
2 kΩ
open
GND
2VCCO
1.65 V to 2.7 V
VCCI
≤ 1.0 ns/V
15 pF
2 kΩ
open
GND
2VCCO
3.0 V to 3.6 V
VCCI
≤ 1.0 ns/V
15 pF
2 kΩ
open
GND
2VCCO
[1]
[2]
[3]
VCCI is the supply voltage associated with the data input port.
dV/dt ≥ 1.0 V/ns
VCCO is the supply voltage associated with the output port.
74AVC2T245_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
13 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
12. Typical propagation delay characteristics
tpd
(ns)
aaa-026045
25
tpd
(ns)
20
20
(1)
(2)
(3)
(4)
(6)
(5)
15
10
5
5
0
10
20
30
40
50
CL (pF)
(1)
(2)
(3)
(4)
(5)
(6)
15
10
0
aaa-026046
25
60
0
0
10
20
30
40
50
CL (pF)
a. Propagation delay (A to B); VCC(A) = 0.8 V
b. Propagation delay (A to B); VCC(B) = 0.8 V
(1) VCC(B) = 0.8 V
(2) VCC(B) = 1.2 V
(3) VCC(B) = 1.5 V
(4) VCC(B) = 1.8 V
(5) VCC(B) = 2.5 V
(6) VCC(B) = 3.3 V
(1) VCC(A) = 0.8 V
(2) VCC(A) = 1.2 V
(3) VCC(A) = 1.5 V
(4) VCC(A) = 1.8 V
(5) VCC(A) = 2.5 V
(6) VCC(A) = 3.3 V
Fig. 7.
60
Typical propagation delay versus load capacitance; Tamb = 25 °C
74AVC2T245_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
14 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
tPLH
(ns)
aaa-026047
7
tPHL
(ns)
6
6
(1)
(2)
(3)
(4)
(5)
5
5
4
4
3
3
2
2
1
0
10
20
30
40
50
CL (pF)
1
60
a. LOW to HIGH propagation delay (A to B); VCC(A) = 1.2 V
tPLH
(ns)
(1)
(2)
(3)
(4)
(5)
0
10
20
30
40
50
CL (pF)
60
b. HIGH to LOW propagation delay (A to B); VCC(A) = 1.2 V
aaa-026049
7
tPHL
(ns)
6
aaa-026050
7
6
(1)
(2)
(3)
(4)
(5)
5
5
4
4
3
3
2
2
1
aaa-026048
7
0
10
20
30
40
50
CL (pF)
1
60
c. LOW to HIGH propagation delay (A to B); VCC(A) = 1.5 V
(1)
(2)
(3)
(4)
(5)
0
10
20
30
40
50
CL (pF)
60
d. HIGH to LOW propagation delay (A to B); VCC(A) = 1.5 V
(1) VCC(B) = 1.2 V
(2) VCC(B) = 1.5 V
(3) VCC(B) = 1.8 V
(4) VCC(B) = 2.5 V
(5) VCC(B) = 3.3 V
Fig. 8.
Typical propagation delay versus load capacitance; Tamb = 25 °C
74AVC2T245_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
15 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
tPLH
(ns)
aaa-026051
7
tPHL
(ns)
6
6
(1)
(2)
(3)
(4)
(5)
5
5
4
4
3
3
2
2
1
0
10
20
30
40
50
CL (pF)
1
60
a. LOW to HIGH propagation delay (A to B); VCC(A) = 1.8 V
tPLH
(ns)
tPHL
(ns)
6
5
5
4
4
(1)
(2)
(3)
(4)
(5)
2
0
10
20
30
40
50
CL (pF)
0
10
20
30
40
50
CL (pF)
(1)
(2)
(3)
(4)
(5)
3
2
1
60
c. LOW to HIGH propagation delay (A to B); VCC(A) = 2.5 V
60
aaa-026054
7
6
3
(1)
(2)
(3)
(4)
(5)
b. HIGH to LOW propagation delay (A to B); VCC(A) = 1.8 V
aaa-026053
7
1
aaa-026052
7
0
10
20
30
40
50
CL (pF)
60
d. HIGH to LOW propagation delay (A to B); VCC(A) = 2.5 V
(1) VCC(B) = 1.2 V
(2) VCC(B) = 1.5 V
(3) VCC(B) = 1.8 V
(4) VCC(B) = 2.5 V
(5) VCC(B) = 3.3 V
Fig. 9.
Typical propagation delay versus load capacitance; Tamb = 25 °C
74AVC2T245_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
16 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
tPLH
(ns)
aaa-026055
7
tPHL
(ns)
6
6
5
5
4
4
(1)
(2)
(3)
(4)
(5)
3
2
1
0
10
20
30
40
50
CL (pF)
aaa-026056
7
(1)
(2)
(3)
(4)
(5)
3
2
1
60
a. LOW to HIGH propagation delay (A to B); VCC(A) = 3.3 V
0
10
20
30
40
50
CL (pF)
60
b. HIGH to LOW propagation delay (A to B); VCC(A) = 3.3 V
(1) VCC(B) = 1.2 V
(2) VCC(B) = 1.5 V
(3) VCC(B) = 1.8 V
(4) VCC(B) = 2.5 V
(5) VCC(B) = 3.3 V
Fig. 10. Typical propagation delay versus load capacitance; Tamb = 25 °C
74AVC2T245_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
17 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
13. Package outline
XQFN10: plastic, extremely thin quad flat package; no leads;
10 terminals; body 1.40 x 1.80 x 0.50 mm
SOT1160-1
X
D
B
A
terminal 1
index area
E
A
A1
A3
detail X
e1
e
v
w
b
3
5
C
C A B
C
y1 C
y
L
2
6
1
7
e2
terminal 1
index area
10
L1
8
0
1
Dimensions
Unit(1)
mm
max
nom
min
2 mm
scale
A
A1
0.5
0.05
A3
b
0.25
0.127 0.20
0.00
0.15
D
E
e
e1
e2
1.5
1.4
1.3
1.9
1.8
1.7
0.4
0.8
0.4
L
L1
0.45 0.55
0.40 0.50
0.35 0.45
v
0.1
w
y
y1
0.05 0.05 0.05
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
References
Outline
version
IEC
JEDEC
JEITA
SOT1160-1
---
---
---
sot1160-1_po
European
projection
Issue date
09-12-28
09-12-29
Fig. 11. Package outline SOT1160-1 (XQFN10)
74AVC2T245_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
18 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
14. Abbreviations
Table 17. Abbreviations
Acronym
Description
CDM
Charged Device Model
DUT
Device Under Test
ESD
ElectroStatic Discharge
HBM
Human Body Model
MIL
Military
MM
Machine Model
15. Revision history
Table 18. Revision history
Document ID
Release date
Data sheet status
Change notice
Supersedes
74AVC2T245_Q100 v.1
Product data sheet
-
-
74AVC2T245_Q100
Product data sheet
20190614
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
19 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
equipment, nor in applications where failure or malfunction of an Nexperia
product can reasonably be expected to result in personal injury, death or
severe property or environmental damage. Nexperia and its suppliers accept
no liability for inclusion and/or use of Nexperia products in such equipment or
applications and therefore such inclusion and/or use is at the customer's own
risk.
16. Legal information
Data sheet status
Document status
[1][2]
Product
status [3]
Definition
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Objective [short]
data sheet
Development
This document contains data from
the objective specification for
product development.
Preliminary [short]
data sheet
Qualification
This document contains data from
the preliminary specification.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no representation
or warranty that such applications will be suitable for the specified use
without further testing or modification.
Product [short]
data sheet
Production
This document contains the product
specification.
[1]
[2]
[3]
Please consult the most recently issued document before initiating or
completing a design.
The term 'short data sheet' is explained in section "Definitions".
The product status of device(s) described in this document may have
changed since this document was published and may differ in case of
multiple devices. The latest product status information is available on
the internet at https://www.nexperia.com.
Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any representations or
warranties as to the accuracy or completeness of information included herein
and shall have no liability for the consequences of use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is
intended for quick reference only and should not be relied upon to contain
detailed and full information. For detailed and full information see the relevant
full data sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and customer have explicitly
agreed otherwise in writing. In no event however, shall an agreement be
valid in which the Nexperia product is deemed to offer functions and qualities
beyond those described in the Product data sheet.
Disclaimers
Limited warranty and liability — Information in this document is believed
to be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy
or completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no responsibility
for the content in this document if provided by an information source outside
of Nexperia.
In no event shall Nexperia be liable for any indirect, incidental, punitive,
special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal
or replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia accepts no liability for
any assistance with applications or customer product design. It is customer’s
sole responsibility to determine whether the Nexperia product is suitable
and fit for the customer’s applications and products planned, as well as
for the planned application and use of customer’s third party customer(s).
Customers should provide appropriate design and operating safeguards to
minimize the risks associated with their applications and products.
Nexperia does not accept any liability related to any default, damage, costs
or problem which is based on any weakness or default in the customer’s
applications or products, or the application or use by customer’s third party
customer(s). Customer is responsible for doing all necessary testing for the
customer’s applications and products using Nexperia products in order to
avoid a default of the applications and the products or of the application or
use by customer’s third party customer(s). Nexperia does not accept any
liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those
given in the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — Nexperia products are
sold subject to the general terms and conditions of commercial sale, as
published at http://www.nexperia.com/profile/terms, unless otherwise agreed
in a valid written individual agreement. In case an individual agreement is
concluded only the terms and conditions of the respective agreement shall
apply. Nexperia hereby expressly objects to applying the customer’s general
terms and conditions with regard to the purchase of Nexperia products by
customer.
No offer to sell or license — Nothing in this document may be interpreted
or construed as an offer to sell products that is open for acceptance or the
grant, conveyance or implication of any license under any copyrights, patents
or other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Trademarks
Notice: All referenced brands, product names, service names and
trademarks are the property of their respective owners.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards customer
for the products described herein shall be limited in accordance with the
Terms and conditions of commercial sale of Nexperia.
Right to make changes — Nexperia reserves the right to make changes
to information published in this document, including without limitation
specifications and product descriptions, at any time and without notice. This
document supersedes and replaces all information supplied prior to the
publication hereof.
Suitability for use in automotive applications — This Nexperia product
has been qualified for use in automotive applications. Unless otherwise
agreed in writing, the product is not designed, authorized or warranted to
be suitable for use in life support, life-critical or safety-critical systems or
74AVC2T245_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
20 / 21
74AVC2T245-Q100
Nexperia
2-bit dual supply translating transceiver with configurable voltage translation; 3-state
Contents
1. General description...................................................... 1
2. Features and benefits.................................................. 1
3. Ordering information....................................................2
4. Marking.......................................................................... 2
5. Functional diagram.......................................................2
6. Pinning information......................................................3
6.1. Pinning.........................................................................3
6.2. Pin description............................................................. 3
7. Functional description................................................. 3
8. Limiting values............................................................. 4
9. Recommended operating conditions..........................4
10. Static characteristics..................................................5
11. Dynamic characteristics.............................................8
11.1. Waveforms and test circuit.......................................12
12. Typical propagation delay characteristics..............14
13. Package outline........................................................ 18
14. Abbreviations............................................................ 19
15. Revision history........................................................19
16. Legal information......................................................20
©
Nexperia B.V. 2019. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 14 June 2019
74AVC2T245_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 14 June 2019
©
Nexperia B.V. 2019. All rights reserved
21 / 21