0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
SIT9367AI-1B1-XXX000.FP0000G

SIT9367AI-1B1-XXX000.FP0000G

  • 厂商:

    SITIME

  • 封装:

    SMD3225_6P

  • 描述:

    MEMS OSC PROG BLANK

  • 数据手册
  • 价格&库存
SIT9367AI-1B1-XXX000.FP0000G 数据手册
SiT9367 220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator Description Features The SiT9367 is a 220.000001 MHz to 725 MHz differential MEMS XO engineered for low-jitter applications. Utilizing SiTime’s unique DualMEMS® temperature sensing and TurboCompensation® technology, the SiT9367 delivers exceptional dynamic performance by providing resistance to airflow, thermal gradients, shock and vibration. This device also integrates multiple on-chip regulators to filter power supply noise, eliminating the need for a dedicated external LDO. ◼ Any frequency between 220.000001 MHz and 725 MHz, accurate to 6 decimal places. For HCSL output signaling, maximum frequency is 500 MHz. Contact SiTime for higher frequency options. (For additional frequencies, refer to SiT9366 and SiT9365 datasheets) ◼ The SiT9367 can be factory programmed for any combination of frequency, stability, voltage, and output signaling. Programmability enables designers to optimize clock configurations while eliminating long lead times and customization costs associated with quartz devices where each frequency is custom built. ◼ LVPECL, Low-swing LVPECL, LVDS and HCSL output signaling 0.1ps RMS phase jitter (random) for Ethernet applications Frequency stability as low ±10 ppm Wide temperature range from -40°C to 105°C Contact SiTime for higher temperature range options Industry-standard packages: 3.2 x 2.5 mm2, 7.0 x 5.0 mm2 and 5.0 x 3.2 mm2 package The wide frequency range and programmability makes this device ideal for telecom, networking, and industrial applications that require a variety of frequencies and operate in noisy environments. Applications ◼ ◼ ◼ ◼ ◼ 100 Gbps Ethernet, SONET, SATA, SAS, Fibre Channel Telecom, networking, instrumentation, storage, servers Refer to Manufacturing Notes for proper reflow profile, tape and reel dimension, and other manufacturing related information. Related products for automotive applications. Block Diagram Package Pinout For aerospace and defense applications SiTime recommends using only Endura™ SiT9347. 1 6 VDD NC 2 5 OUT- GND 3 4 OUT+ Figure 2. Pin Assignments (Top view) (Refer to Table 6 for Pin Descriptions) Figure 1. SiT9367 Block Diagram Rev 1.72 OE/NC 1 January 2023 www.sitime.com SiT9367 220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator Ordering Information SiT9367AC - 1B2-33E322.265625T Part Family Packaging “SiT9367” “T”, “Y”, “D” or “E” Refer to table below for packing method [1] Leave Blank for Bulk Revision Letter “A” is the revision of Silicon Frequency 220.00001 to 725 MHz for LVDS and LVPECL output drivers [2] 220.00001 to 500 MHz for HCSL driver Temperature Range “C”: Extended Commercial, -20 to 70°C “I”: Industrial, -40 to 85°C “B”: -40 to 95°C “E”: Extended Industrial, -40 to 105°C Feature Pin “N”: No Connect “E”: Output Enable Signalling Type “1”: LVPECL “2”: LVDS “4”: HCSL “5”: Low-swing LVPECL Voltage Supply “25”: 2.5 V ±10% “28”: 2.8 V ±10% “30”: 3.0 V ±10% “33”: 3.3 V ±10% Package Size “B”: 3.2 x 2.5 mm “C”: 5.0 x 3.2 mm with center pad “E”: 7.0 x 5.0 mm with center pad Frequency Stability “F”: “1”: “2”: “3”: ±10 ppm ±20 ppm ±25 ppm ±50 ppm Notes: 1. Bulk is available for sampling only. 2. Contact SiTime for higher frequency HCSL options. Table 1. Ordering Codes for Supported Tape & Reel Packing Method Device Size (mm x mm) 8 mm T&R (3ku) 8 mm T&R (1ku) 12 mm T&R (3ku) 12 mm T&R (1ku) 16 mm T&R (3ku) 16 mm T&R (1ku) 7.0 x 5.0 — — — — T Y T Y — — 5.0 x 3.2 3.2 x 2.5 Rev 1.72 D E Page 2 of 16 www.sitime.com SiT9367 220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator TABLE OF CONTENTS Description ................................................................................................................................................................................... 1 Features ....................................................................................................................................................................................... 1 Applications .................................................................................................................................................................................. 1 Block Diagram .............................................................................................................................................................................. 1 Package Pinout ............................................................................................................................................................................ 1 Ordering Information .................................................................................................................................................................... 2 Electrical Characteristics .............................................................................................................................................................. 4 Waveform Diagrams..................................................................................................................................................................... 9 Timing Diagrams ........................................................................................................................................................................ 10 Termination Diagrams ................................................................................................................................................................ 11 LVPECL and Low-swing LVPECL ....................................................................................................................................... 11 LVDS................................................................................................................................................................................... 12 HCSL .................................................................................................................................................................................. 12 Dimensions and Patterns ― 3.2 x 2.5 mm2................................................................................................................................ 13 Dimensions and Patterns ― 5.0 x 3.2 mm2................................................................................................................................ 13 Dimensions and Patterns ― 7.0 x 5.0 mm2................................................................................................................................ 14 Additional Information................................................................................................................................................................. 15 Revision History ......................................................................................................................................................................... 16 Rev 1.72 Page 3 of 16 www.sitime.com SiT9367 220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator Electrical Characteristics All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with standard output termination shown in the termination diagrams. Typical values are at 25°C at nominal supply voltage. Table 2. Electrical Characteristics – Common to LVPECL, Low-swing LVPECL, LVDS and HCSL Parameter Symbol Min. Typ. Max. Unit Condition Frequency Range Output Frequency Range f 220.000001 – 725 MHz Accurate to 6 decimal places Frequency Stability Frequency Stability F_stab -10 – +10 ppm -20 – +20 ppm -25 – +25 ppm -50 – +50 ppm Inclusive of initial tolerance, operating temperature, rated power supply voltage and load variations First Year Aging F_1y -0.7 ±0.4 +0.7 ppm At 85°C 5 Year Aging F_5y -1.1 ±0.7 +1.1 ppm At 85°C 10 Year Aging F_10y -1.3 ±0.8 +1.3 ppm At 85°C 20 Year Aging F_20y -1.5 ±1.0 +1.5 ppm At 85°C Temperature Range Operating Temperature Range T_use -20 – +70 °C Extended Commercial -40 – +85 °C Industrial -40 – +95 °C -40 – +105 °C Extended Industrial Supply Voltage Supply Voltage Vdd 2.97 3.30 3.63 V 2.70 3.00 3.30 V 2.52 2.80 3.08 V 2.25 2.50 2.75 V Input Characteristics Input Voltage High VIH 70% – – Vdd Pin 1, OE Input Voltage Low VIL – – 30% Vdd Pin 1, OE Input Pull-up Impedance Z_in – 100 - kΩ Pin 1, OE logic high or logic low Output Characteristics Duty Cycle DC 45 – 55 % Startup and OE Timing Startup Time OE Enable/Disable Time Rev 1.72 T_start – – 3.0 ms Measured from the time Vdd reaches its rated minimum value. T_oe – – 3.8 µs f = 322.265625 MHz. Measured from the time OE pin reaches rated VIH and VIL to the time clock pins reach 90% of swing and high-Z. See Figure 8 and Figure 9 Page 4 of 16 www.sitime.com SiT9367 220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator Table 3. Electrical Characteristics – LVPECL Specific Parameter Symbol Min. Typ. Max. Unit Condition Current Consumption Idd – – 94 mA Excluding Load Termination Current, Vdd = 3.3 V or 2.5 V OE Disable Supply Current I_OE – – 63 mA OE = Low Output Disable Leakage Current I_leak – 0.15 – A OE = Low I_driver – – 33 mA Maximum average current drawn from OUT+ or OUT- Current Consumption Maximum Output Current Output Characteristics for LVPECL Output High Voltage VOH Vdd-1.15 – Vdd-0.7 V See Figure 4 Output Low Voltage VOL Vdd-2.0 – Vdd-1.5 V See Figure 4 V_Swing 1.2 1.6 2.0 V See Figure 5 Tr, Tf – 225 330 ps 20% to 80%, see Figure 5 Output Differential Voltage Swing Rise/Fall Time Output High Voltage VOH Output Characteristics for Low-swing LVPECL – Vdd-1.2 Vdd-0.75 V See Figure 4 Output Low Voltage VOL Vdd-1.8 – Vdd-1.25 V See Figure 4 V_Swing 0.4 1 1.2 V Output frequency 1 to 220 MHz, See Figure 5 0.4 1 1.6 V Output frequency greater than 220 MHz, See Figure 5 – 225 320 ps 20% to 80%. See Figure 5 Output Differential Voltage Swing Rise/Fall Time Tr, Tf Jitter – 7.0 x 5.0 mm Package RMS Period Jitter[3] T_jitt – 1.0 1.6 Ps f = 100, 156.25 or 212.5 MHz, Vdd = 3.3 V or 2.5 V RMS Phase Jitter (random) T_phj – 0.220 0.270 Ps f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -20 to 70ºC and -40 to 85ºC. – 0.220 0.300 Ps f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -40 to 95ºC and -40 to 105ºC – 0.1 – Ps f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, Includes spurs, all Vdd levels Jitter – 5.0 x 3.2 and 3.2 x 2.5 mm Packages RMS Period Jitter[3] T_jitt – 1.0 1.6 Ps f = 100, 156.25 or 212.5 MHz, Vdd = 3.3 V or 2.5 V RMS Phase Jitter (random) T_phj – 0.225 0.282 ps f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -20 to 70ºC and -40 to 85ºC. – 0.225 0.315 ps f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -40 to 95ºC and -40 to 105ºC – 0.1 – ps f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, Includes spurs, all Vdd levels Notes: 3. Measured according to JESD65B. Rev 1.72 Page 5 of 16 www.sitime.com SiT9367 220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator Table 4. Electrical Characteristics – LVDS Specific Parameter Symbol Min. Typ. Max. Unit Condition Current Consumption Idd – – 85 mA Excluding Load Termination Current, Vdd = 3.3 V or 2.5 V OE Disable Supply Current I_OE – – 63 mA OE = Low Output Disable Leakage Current I_leak – 0.15 – A OE = Low Current Consumption Output Characteristics VOD 300 – 450 mV See Figure 6 ΔVOD – – 50 mV See Figure 6 VOS 1.125 – 1.375 V See Figure 6 VOS Magnitude Change ΔVOS – – 50 mV See Figure 6 Rise/Fall Time Tr, Tf – 370 470 ps Measured with 2 pF capacitive loading to GND, 20% to 80%, see Figure 3 RMS Period Jitter[4] T_jitt – 0.92 1.6 ps f = 100, 156.25 or 212.5 MHz, Vdd = 3.3 V or 2.5 V RMS Phase Jitter (random) T_phj – 0.215 0.265 ps f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -20 to 70ºC and -40-85ºC. – 0.215 0.280 ps f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges are -40 to 95ºC and -40 to 105ºC. – 0.1 – ps f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz. Includes spurs for all Vdd levels. Differential Output Voltage VOD Magnitude Change Offset Voltage Jitter – 7.0 x 5.0 mm Package Jitter – 5.0 x 3.2 and 3.2 x 2.5 mm Packages RMS Period Jitter[4] T_jitt – 0.92 1.6 ps f = 100, 156.25 or 212.5 MHz, Vdd = 3.3 V or 2.5 V RMS Phase Jitter (random) T_phj – 0.235 0.282 ps f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -20 to 70ºC and -40-85ºC. – 0.235 0.310 ps f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges are -40 to 95ºC and -40 to 105ºC. – 0.1 – ps f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz. Includes spurs for all Vdd levels. Notes: 4. Measured according to JESD65B. Rev 1.72 Page 6 of 16 www.sitime.com SiT9367 220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator Table 5. Electrical Characteristics – HCSL Specific Parameter Symbol Min. Typ. Max. Unit Condition Current Consumption Idd – – 97 mA Excluding Load Termination Current, Vdd = 3.3 V or 2.5 V OE Disable Supply Current I_OE – – 63 mA OE = Low Output Disable Leakage Current I_leak – 0.15 – A OE = Low I_driver – – 35 mA Maximum average current drawn from OUT+ or OUT- Current Consumption Maximum Output Current Output Characteristics Output High Voltage VOH 0.60 – 0.90 V See Figure 4 Output Low Voltage VOL -0.05 – 0.08 V See Figure 4 V_Swing 1.2 1.4 1.9 V See Figure 5 Rise/Fall Time Tr, Tf – 360 505 ps Measured with 2 pF capacitive loading to GND, 20% to 80%, see Figure 4 RMS Period Jitter[5] T_jitt – 1.0 1.6 ps f = 100, 156.25 or 212.5 MHz, Vdd = 3.3 V or 2.5 V RMS Phase Jitter (random) T_phj – 0.215 0.265 ps f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -20 to 70ºC and -40 to 85ºC – 0.215 0.282 ps f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature range ranges -40 to 95ºC and -40 to 105ºC – 0.1 – ps f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, Includes spurs, all Vdd levels Output Differential Voltage Swing Jitter – 7.0 x 5.0 mm Package Jitter – 5.0 x 3.2 and 3.2 x 2.5 mm Packages RMS Period Jitter[5] T_jitt – 1.0 1.6 T_phj – 0.235 0.282 ps ps f = 100, 156.25 or 212.5 MHz, Vdd = 3.3 V or 2.5 V RMS Phase Jitter (random) – 0.235 0.305 ps f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -40 to 95ºC and -40 to 105ºC – 0.1 – ps f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, Includes spurs for all Vdd levels. f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -20 to 70ºC and -40 to 85ºC Note: 5. Measured according to JESD65B Table 6. Pin Description Pin 1 Map OE/NC Top View Functionality [6] Output Enable (OE) H : specified frequency output L: output is high impedance Non Connect (NC) H or L or Open: No effect on output frequency or other device functions. OE/NC 1 6 VDD NC 2 5 OUT- GND 3 4 OUT+ No Connect; Leave it floating or connect to GND for better heat dissipation 2 NC NA 3 GND Power VDD Power Supply Ground 4 OUT+ Output Oscillator output 5 OUT- Output Complementary oscillator output 6 VDD Power Power supply voltage[7] Figure 3. Pin Assignments Notes: 6. In OE mode, a pull-up resistor of 10 kΩ or less is recommended if pin 1 is not externally driven. 7. A capacitor of value 0.1 µF or higher between VDD and GND is required. An additional 10 µF capacitor between VDD and GND is required for the best phase jitter performance. Rev 1.72 Page 7 of 16 www.sitime.com SiT9367 220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator Table 7. Absolute Maximum Ratings Caution: Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings. Parameter Min. Max. Unit -0.5 4.0 V Vdd + 0.3V V 150 ºC Maximum Junction Temperature 130 ºC Soldering Temperature (follow standard Pb-free soldering guidelines) 260 ºC Vdd VIH VIL -0.3 Storage Temperature -65 V Table 8. Thermal Considerations[8] Package JA, 4 Layer Board (°C/W) JC, Bottom (°C/W) 3225, 6-pin 80 30 5032, 6-pin 53 20 7050, 6-pin 52 19 Notes: 8. Refer to JESD51 for JA and JC definitions, and reference layout used to determine the JA and JC values in the above table. Table 9. Maximum Operating Junction Temperature[9] Max Operating Temperature (ambient) Maximum Operating Junction Temperature 70°C 95°C 85°C 110°C 95°C 120°C 105°C 130°C Notes: 9. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature. Table 10. Environmental Compliance Test Conditions Value Unit Mechanical Shock Resistance Parameter MIL-STD-883F, Method 2002 10,000 g Mechanical Vibration Resistance MIL-STD-883F, Method 2007 70 g Soldering Temperature (follow standard Pb free soldering guidelines) MIL-STD-883F, Method 2003 260 °C Moisture Sensitivity Level MSL1 @ 260°C Electrostatic Discharge (HBM) HBM, JESD22-A114 2,000 V Charge-Device Model ESD Protection JESD220C101 750 V Latch-up Tolerance Rev 1.72 JESD78 Compliant Page 8 of 16 www.sitime.com SiT9367 220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator Waveform Diagrams OUT- VOH OUT+ VOL GND Figure 4. LVPECL, Low-swing LVPECL, and HCSL Voltage Levels per Differential Pin (i.e. OUT+, or OUT-) V 80% 80% V_ Swing 0V t 20% 20% Tr Tf Figure 5. LVPECL, Low-swing LVPECL, and HCSL Voltage Levels Across Differential Pair (i.e. OUT+ minus OUT-) Rev 1.72 Page 9 of 16 www.sitime.com SiT9367 220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator Waveform Diagrams (continued) OUT- VOD OUT+ VOS GND Figure 6. LVDS Voltage Levels per Differential Pin (i.e. OUT+, or OUT-) V 80% 80% 0V t 20% 20% Tr Tf Figure 7. LVDS Differential Waveform (i.e. OUT+ minus OUT-) Timing Diagrams Vdd OE Voltage Vdd VIH VIL T_oe_hw OE Voltage T_oe_hw OUT- OUT- 90% HZ HZ OUT+ OUT+ GND GND Figure 8. Hardware OE Enable Timing Rev 1.72 Figure 9. Hardware OE Disable Timing Page 10 of 16 www.sitime.com SiT9367 220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator Termination Diagrams LVPECL and Low-swing LVPECL OUT+ Shunt Bias Termination network 0.1μF Zo = 50Ω D+ OUT- Zo = 50Ω D- LVPECL 0.1μF RB RB VDD 50 Ω 50 Ω RB 3.3 V 100 Ω VT 2.5 V 48.7 Ω Figure 10. LVPECL and Low-swing LVPECL with AC-coupled Termination VDD Thevenin-equivalent Termination network R1 LVPECL R1 OUT+ Zo = 50Ω D+ OUT- Zo = 50Ω D- VDD R1 R2 R2 3.3 V 127 Ω 82.5 Ω 2.5 V 250 Ω 62.5 Ω R2 Figure 11. LVPECL and Low-swing LVPECL DC-coupled Load Termination with Thevenin Equivalent Network Y-Bias Termination network LVPECL OUT+ Zo = 50Ω D+ OUT- Zo = 50Ω D- R1 VDD R1 R2 R3 3.3 V 50 Ω 50 Ω 50 Ω 2.5 V 50 Ω 50 Ω 18 Ω C1 0.1μF R2 R3 Figure 12. LVPECL and Low-swing LVPECL with Y-Bias Termination OUT+ Shunt Bias Termination network Zo = 50Ω D+ OUT- Zo = 50Ω D- LVPECL 50 Ω 50 Ω VT=VDD-2V Figure 13. LVPECL and Low-swing LVPECL with DC-coupled Parallel Shunt Load Termination Rev 1.72 Page 11 of 16 www.sitime.com SiT9367 220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator Termination Diagrams (continued) LVDS LVDS Zo = 50Ω OUT+ OUT+ 100 Ω Zo = 50Ω OUT- OUT- Figure 14. LVDS Single DC Termination at the Load LVDS 0.1μF Zo = 50Ω OUT+ OUT+ 100 Ω 100 Ω 0.1μF Zo = 50Ω OUT- OUT- Figure 15. LVDS double AC Termination with Capacitor Close to the Load LVDS Zo = 50Ω OUT+ OUT+ 100 Ω 100 Ω Zo = 50Ω OUT- OUT- Figure 16. LVDS Double DC Termination HCSL R1 OUT+ OUT- Zo = 50Ω D+ Zo = 50Ω D- R2 50Ω 50Ω R1 = R2 = 33 Ω Figure 17. HCSL Interface Termination Rev 1.72 Page 12 of 16 www.sitime.com SiT9367 220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator Dimensions and Patterns ― 3.2 x 2.5 mm2 Package Size – Dimensions (Unit: mm)[10] 3.2 x 2.5 x 0.85 mm Recommended Land Pattern (Unit: mm)[11] 3.2 x 2.5 x 0.85 mm 1.00 1.6 2.25 0.65 1.05 Dimensions and Patterns ― 5.0 x 3.2 mm2 Package Size – Dimensions (Unit: mm)[10] 5.0 x 3.2 x 0.85 mm[12] Recommended Land Pattern (Unit: mm)[11] 5.0 x 3.2 x 0.85 mm[12] Notes: 10. Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of “Y” will depend on the assembly location of the device. 11. A capacitor of value 0.1 µF or higher between VDD and GND is required. An additional 10 µF capacitor between VDD and GND is required for the best phase jitter performance. 12. The center pad has no electrical function. Soldering down the center pad to the GND is recommended for best thermal dissipati on, but is optional. Rev 1.72 Page 13 of 16 www.sitime.com SiT9367 220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator Dimensions and Patterns ― 7.0 x 5.0 mm2 Package Size – Dimensions (Unit: mm)[13] 7.0 x 5.0 x 0.85 mm[15] Recommended Land Pattern (Unit: mm)[14] 7.0 x 5.0 x 0.85 mm[15] Notes: 13. Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of “Y” will depend on the as sembly location of the device. 14. A capacitor of value 0.1 µF or higher between VDD and GND is required. An additional 10 µF capacitor between VDD and GND is required for the best phase jitter performance. 15. The center pad has no electrical function. Soldering down the center pad to the GND is recommended for best thermal dissipation, but is optional. Rev 1.72 Page 14 of 16 www.sitime.com SiT9367 220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator Additional Information Table 11. Additional Information Document Description Download Link ECCN #: EAR99 Five character designation used on the commerce Control List (CCL) to identify dual use items for export control purposes. — HTS Classification Code: A Harmonized Tariff Schedule (HTS) code developed by the World Customs Organization 8542.39.0000 to classify/define internationally traded goods. — Part number Generator Tool used to create the part number based on desired features. https://www.sitime.com/part-number-generator Manufacturing Notes Tape & Reel dimension, reflow profile and other manufacturing related info https://www.sitime.com/sites/default/files/gated/Manufacturing-Notes-for-SiTimeProducts.pdf Qualification Reports RoHS report, reliability reports, composition reports http://www.sitime.com/support/quality-and-reliability Performance Reports Additional performance data such as phase noise, current consumption and jitter for selected frequencies http://www.sitime.com/support/performance-measurement-report Termination Techniques Termination design recommendations http://www.sitime.com/support/application-notes Layout Techniques Layout recommendations http://www.sitime.com/support/application-notes Evaluation Boards SiT6085/6EB rev. 3.0, SiT6085EB rev.3.1 and SiT6097EB rev. 2.0 Evaluation Boards for Differential Oscillators User Manual https://www.sitime.com/support/user-guides Rev 1.72 Page 15 of 16 www.sitime.com SiT9367 220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator Revision History Table 12. Revision History Revision 1.0 Release Date 21-Jul-2017 1.03 1.04 1.05 11-May-2018 25-Oct-2018 Change Summary Initial draft Corrected max frequency in ordering information table. Added 5.0 x 3.2 package. Added preliminary IPJ numbers for 5032 package. Will be updated after characterization. Corrected minor errors. Added Additional Information Table. Performed minor edits and updated Ordering Information. Removed “Contact SiTime” for ±10 ppm Updated package Dimensions Drawings Updated Table 8 Thermal Considerations for 5032 package Updated Table 2 specification for First Year Aging Added 5, 10, and 20 year aging specs Added Evaluation Boards SiT6085EB reference in Additional Information Rearranged layout, added Description, Block Diagram and TOC Tightened LVDS minimum VOD specification Added HTS code Added low-swing LVPECL package code and specifications 1.06 17-Aug-2019 1.07 9-Mar-2021 Updated L1 and Dimple Width package dimensions for 3.2 x 2.5 mm package Updated trademarks, hyperlinks and changed rev table date format 1.71 15-Jul-2021 Updated pin direction in package dimensions for 3.2 x 2.5 mm package 1.72 1-Jan-2023 Updated company disclaimer, links, references and icons SiTime Corporation, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | Phone: +1-408-328-4400 | Fax: +1-408-328-4439 © SiTime Corporation 2017-2023. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress. Disclaimer: SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. This product is not suitable or intended to be used in a life support application or component, to operate nuclear facilities, in military or aerospace applications, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below. CRITICAL USE EXCLUSION POLICY BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS: USED IN LIFE SUPPORT DEVICES, TO OPERATE NUCL EAR FACILITIES, FOR MILITARY OR AEROSPACE USE, OR IN OTHER MISSION CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPER TY MAY BE AT STAKE. For aerospace and defense applications, SiTime recommends using only Endura™ ruggedized products. SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited. Rev 1.72 Page 16 of 16 www.sitime.com
SIT9367AI-1B1-XXX000.FP0000G 价格&库存

很抱歉,暂时无法提供与“SIT9367AI-1B1-XXX000.FP0000G”相匹配的价格&库存,您可以联系我们找货

免费人工找货