BLC9G15XS-400AVT
Power LDMOS transistor
Rev. 1 — 24 November 2017
Product data sheet
1. Product profile
1.1 General description
400 W LDMOS packaged asymmetric Doherty power transistor for base station
applications at frequencies from 1452 MHz to 1511 MHz.
Table 1.
Typical performance
Typical RF performance at Tcase = 25 C in an asymmetrical Doherty production test circuit.
VDS = 32 V; IDq = 810 mA (main); VGS(amp)peak = 0.5 V, unless otherwise specified.
Test signal
1-carrier W-CDMA
[1]
f
VDS
PL(AV)
Gp
D
ACPR
(MHz)
(V)
(W)
(dB)
(%)
(dBc)
1452 to 1511
32
93
16
47.6
34 [1]
Test signal: 1-carrier W-CDMA; 3GPP test model 1; 64 DPCH; PAR = 9.6 dB at 0.01 % probability on
CCDF.
1.2 Features and benefits
Excellent ruggedness
High efficiency
Low thermal resistance providing excellent thermal stability
Lower output capacitance for improved performance in Doherty applications
Designed for low memory effects providing excellent digital pre-distortion capability
Internally matched for ease of use
Integrated ESD protection
Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances
(RoHS)
1.3 Applications
RF power amplifiers for base stations and multi carrier applications in the 1452 MHz to
1511 MHz frequency range
BLC9G15XS-400AVT
Power LDMOS transistor
2. Pinning information
Table 2.
Pinning
Pin
Description
1
drain2 (peak)
2
drain1 (main)
3
gate1 (main)
4
gate2 (peak)
Simplified outline
7
1
2, 7
6
5
3
3
5
4
4
[1]
5
source
6
video decoupling (peak)
7
video decoupling (main)
[1]
2
Graphic symbol
1, 6
aaa-014884
Connected to flange.
3. Ordering information
Table 3.
Ordering information
Type number
Package
BLC9G15XS-400AVT
Name
Description
Version
-
air cavity plastic earless flanged package;
6 leads
SOT1258-4
4. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
Parameter
VDS
drain-source voltage
Min
Max
Unit
-
65
V
VGS(amp)main main amplifier gate-source voltage
6
+13
V
VGS(amp)peak peak amplifier gate-source voltage
6
+13
V
65
+150
C
junction temperature
[1]
-
225
C
case temperature
[1]
40
+125
C
storage temperature
Tstg
Tj
Tcase
[1]
Conditions
operating
Continuous use at maximum temperature will affect the reliability, for details refer to the online MTF
calculator.
5. Thermal characteristics
Table 5.
Thermal characteristics
Symbol Parameter
Rth(j-c)
BLC9G15XS-400AVT
Product data sheet
Conditions
Typ
Unit
PL = 93 W
0.28
k/W
PL = 117 W
0.26
k/W
thermal resistance from junction VDS = 32 V; IDq = 980 mA (main);
to case
VGS(amp)peak = 0,4 V; Tcase = 80 C
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 24 November 2017
© Ampleon Netherlands B.V. 2017. All rights reserved.
2 of 15
BLC9G15XS-400AVT
Power LDMOS transistor
6. Characteristics
Table 6.
DC characteristics
Tj = 25 C unless otherwise specified.
Symbol Parameter
Conditions
Min Typ
Max Unit
65
-
-
V
2.0
2.5
V
Main device
V(BR)DSS drain-source breakdown voltage VGS = 0 V; ID = 1.62 mA
VGS(th)
gate-source threshold voltage
VDS = 10 V; ID = 162 mA
1.5
VGSq
gate-source quiescent voltage
VDS = 32 V; ID = 810 mA
1.65 2.15
2.65 V
IDSS
drain leakage current
VGS = 0 V; VDS = 32 V
-
-
2.8
A
IDSX
drain cut-off current
VGS = VGS(th) + 3.75 V
-
32
-
A
IGSS
gate leakage current
VGS = 11 V; VDS = 0 V
-
-
280 nA
gfs
forward transconductance
VDS = 10 V; ID = 8.1 A
-
10.8
-
RDS(on)
drain-source on-state resistance VGS = VGS(th) + 3.75 V;
ID = 5.67 A
-
89
149 m
65
-
-
V
2.0
2.5
V
S
Peak device
V(BR)DSS drain-source breakdown voltage VGS = 0 V; ID = 3.0 mA
VGS(th)
gate-source threshold voltage
VDS = 20 V; ID = 300 mA
1.5
VGSq
gate-source quiescent voltage
VDS = 32 V; ID = 1500 mA
1.65 2.15
2.65 V
IDSS
drain leakage current
VGS = 0 V; VDS = 32 V
-
-
2.8
A
IDSX
drain cut-off current
VGS = VGS(th) + 3.75 V
-
58
-
A
IGSS
gate leakage current
VGS = 11 V; VDS = 0 V
-
-
280 nA
gfs
forward transconductance
VDS = 20 V; ID = 15 A
-
17.6
-
S
RDS(on)
drain-source on-state resistance VGS = VGS(th) + 3.75 V;
ID = 10.5 A
-
55
85
m
Table 7.
RF characteristics
Test signal: 1-carrier W-CDMA; PAR = 9.6 dB at 0.01 % probability on the CCDF;
3GPP test model 1; 1 to 64 DPCH; f1 = 1455 MHz; f2 = 1508.5 MHz; RF performance at VDS = 32 V;
IDq = 810 mA (main); VGS(amp)peak = 0.5 V; Tcase = 25 C; unless otherwise specified; in an
asymmetrical Doherty production test circuit at frequencies from 1452 MHz to 1511 MHz.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Gp
power gain
PL(AV) = 93 W
14.8
16
-
dB
RLin
input return loss
PL(AV) = 93 W
-
14
10
dB
D
drain efficiency
PL(AV) = 93 W
44
47.6
-
%
ACPR
adjacent channel power ratio
PL(AV) = 93 W
-
34
29
dBc
Table 8.
RF characteristics
Test signal: 1-carrier W-CDMA; PAR = 9.6 dB at 0.01 % probability on the CCDF;
3GPP test model 1; 1 to 64 DPCH; f = 1508.5 MHz; RF performance at VDS = 32 V;
IDq = 810 mA (main); VGS(amp)peak = 0.5 V; Tcase = 25 C; unless otherwise specified; in an
asymmetrical Doherty production test circuit at a frequency of 1511 MHz.
BLC9G15XS-400AVT
Product data sheet
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
PARO
output peak-to-average ratio
PL(M)
peak output power
PL(AV) = 110 W
6.1
6.7
-
dB
PL(AV) = 110 W
439
510
-
W
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 24 November 2017
© Ampleon Netherlands B.V. 2017. All rights reserved.
3 of 15
BLC9G15XS-400AVT
Power LDMOS transistor
7. Test information
7.1 Ruggedness in Doherty operation
The BLC9G15XS-400AVT is capable of withstanding a load mismatch corresponding to
VSWR = 10 : 1 through all phases under the following conditions: VDS = 32 V;
IDq = 810 mA; VGS(amp)peak = 0.5 V; f = 1454.5 MHz; PL = 126 W (5 dB OBO);
1-carrier W-CDMA; 100 % clipping.
7.2 Impedance information
Table 9.
Typical impedance of main device
Measured load-pull data of main device; IDq = 810 mA (main); VDS = 32 V; pulsed CW (tp = 100 s;
= 10 %).
f
ZS [1]
ZL [1]
PL [2]
D [2]
Gp [2]
(MHz)
()
()
(W)
(%)
(dB)
Maximum power load
1440
1.0 j4.0
1.3 j3.0
306.3
66.3
17.1
1480
1.5 j3.9
1.3 j3.4
292.8
64.2
17.0
1510
1.3 j4.3
1.4 j3.2
296.7
66.4
17.4
Maximum drain efficiency load
1440
1.0 j4.0
2.9 j3.1
202.0
72.2
19.5
1480
1.5 j3.9
2.2 j3.0
237.3
72.3
18.7
1510
1.3 j4.3
2.6 j2.8
203.3
72.1
19.5
[1]
ZS and ZL defined in Figure 1.
[2]
At 3 dB gain compression.
Table 10. Typical impedance of peak device
Measured load-pull data of peak device; IDq = 1500 mA (peak); VDS = 32 V; pulsed CW (tp = 100 s;
= 10 %).
f
ZS [1]
ZL [1]
PL [2]
D [2]
Gp [2]
(MHz)
()
()
(W)
(%)
(dB)
Maximum power load
1440
1.6 j6.3
2.0 j2.9
458.2
60.6
17.1
1480
2.3 j7.3
1.9 j2.9
468.7
60.3
16.9
1510
2.5 j7.9
1.8 j2.7
471.8
59.9
17.1
Maximum drain efficiency load
BLC9G15XS-400AVT
Product data sheet
1440
1.6 j6.3
3.9 j2.2
335.8
66.6
18.9
1480
2.3 j7.3
3.2 j2.2
386.3
67.0
18.4
1510
2.5 j7.9
3.1 j1.5
347.9
67.3
19.1
[1]
ZS and ZL defined in Figure 1.
[2]
At 3 dB gain compression.
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 24 November 2017
© Ampleon Netherlands B.V. 2017. All rights reserved.
4 of 15
BLC9G15XS-400AVT
Power LDMOS transistor
drain
ZL
gate
ZS
001aaf059
Fig 1.
Definition of transistor impedance
7.3 Recommended impedances for Doherty design
Table 11. Typical impedance of main at 1 : 1 load
Measured load-pull data of main device; IDq = 810 mA (main); VDS = 32 V; pulsed CW (tp = 100 s;
= 10 %).
f
ZS [1]
ZL [1]
PL(3dB) [2]
D [3]
Gp [3]
(MHz)
()
()
(W)
(%)
(dB)
1440
1.0 j4.0
1.5 j3.4
283.8
42.2
20.6
1480
1.5 j3.9
1.5 j3.1
288.4
42.0
20.5
1510
1.3 j4.3
1.5 j2.9
284.4
42.2
20.7
[1]
ZS and ZL defined in Figure 1.
[2]
At 3 dB compression.
[3]
At PL(AV) = 93 W.
Table 12. Typical impedance of main device at 1 : 2.5 load
Measured load-pull data of main device; IDq = 810 mA (main); VDS = 32 V; pulsed CW (tp = 100 s;
= 10 %).
BLC9G15XS-400AVT
Product data sheet
f
ZS [1]
ZL [1]
PL(3dB) [2]
D [3]
Gp [3]
(MHz)
()
()
(W)
(%)
(dB)
1440
1.0 j4.0
3.6 j2.5
158.5
60.4
23.0
1480
1.5 j3.9
3.6 j2.4
156.0
61.2
23.0
1510
1.3 j4.3
3.6 j2.3
152.4
61.5
23.4
[1]
ZS and ZL defined in Figure 1.
[2]
At 3 dB compression.
[3]
At PL(AV) = 93 W.
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 24 November 2017
© Ampleon Netherlands B.V. 2017. All rights reserved.
5 of 15
BLC9G15XS-400AVT
Power LDMOS transistor
Table 13. Typical impedance of peak device at 1 : 1 load
Measured load-pull data of peak device; IDq = 1500 mA (peak); VDS = 32 V; pulsed CW (tp = 100 s;
= 10 %).
f
ZS [1]
ZL [1]
PL(3dB) [2]
D [3]
Gp [3]
(MHz)
()
()
(W)
(%)
(dB)
1440
1.6 j6.3
2.2 j3.1
443.6
30.4
20.3
1480
2.3 j7.3
2.2 j2.7
451.9
30.9
20.5
1510
2.5 j7.9
2.2 j2.4
445.7
31.9
20.9
[1]
ZS and ZL defined in Figure 1.
[2]
At 3 dB compression.
[3]
At PL(AV) = 93 W.
Table 14.
Off-state impedances of peak device
f
Zoff
(MHz)
()
1440
1.4 j4.3
1480
0.7 j2.7
1510
0.5 j1.9
7.4 Test circuit
110.2 mm
R1
C5
C6
X1
C27
C29
C7
C14
C12
C11
C2
R3 C3 X2 C4 C28
80 mm
C25
C13
C1
C15
C16
C17 C18
C19
C20
C8
C21
C9
C10
R2
C23
C22
C24
C26
amp00022
Printed-Circuit Board (PCB): Rogers 3006: r = 6.15; thickness = 0.635 mm; thickness copper
plating = 35 m. See Table 15 for a list of components.
Fig 2.
BLC9G15XS-400AVT
Product data sheet
Component layout
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 24 November 2017
© Ampleon Netherlands B.V. 2017. All rights reserved.
6 of 15
BLC9G15XS-400AVT
Power LDMOS transistor
Table 15. List of components
See Figure 2 for component layout.
Component
Description
C1, C10, C11, C13, C14, C21, C23,
C24
multilayer ceramic chip capacitor 4.7 F
Value
Murata GRM32ER71H475KA88L
C2, C3, C5, C7, C9, C12, C15, C16,
C20, C22
multilayer ceramic chip capacitor 18 pF
Murata Hi-Q 0805
C4,C6, C27, C28
multilayer ceramic chip capacitor 2.0 pF
Murata Hi-Q 0805
C8,C17, C18
multilayer ceramic chip capacitor 1.8 pF
Murata Hi-Q 0805
C19
multilayer ceramic chip capacitor 2.7 pF
Murata Hi-Q 0805
470 F
Remarks
C25, C26
electrolytic capacitor
C29
multilayer ceramic chip capacitor 0.3 pF
63 V
R1, R2
SMD resistor
4.7 , 1 %
0805
R3
SMD resistor
50 , 25 W
Anaren C16A50Z4
X1
hybrid coupler
2 dB, 90
Anaren X3C20F1-02S
X2
attenuator
1 dB
Anaren D10AAXXZ4
ATC 100A 0805
7.5 Graphical data
7.5.1 Pulsed CW
amp00517
18
Gp
(dB)
Gp
17
70
ηD
(%)
(1)
(2)
(3)
60
16
amp00024
4
AM to PM
(deg)
0
50
-4
(1)
(2)
(3)
15
40
-8
14
30
13
20
(3)
(2)
(1)
-12
ηD
12
0
100
200
300
400
PL (W)
10
500
VDS = 32 V; IDq = 810 mA; VGS(amp)peak = 0.5 V;
tp = 100 s; = 10 %.
-16
0
100
200
300
400
PL (W)
500
VDS = 32 V; IDq = 810 mA; VGS(amp)peak = 0.5 V.
(1) f = 1452 MHz
(1) f = 1452 MHz
(2) f = 1492 MHz
(2) f = 1492 MHz
(3) f = 1511 MHz
(3) f = 1511 MHz
Fig 3.
Power gain and drain efficiency as function of
output power; typical values
BLC9G15XS-400AVT
Product data sheet
Fig 4.
AM to PM as a function of output power;
typical values
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 24 November 2017
© Ampleon Netherlands B.V. 2017. All rights reserved.
7 of 15
BLC9G15XS-400AVT
Power LDMOS transistor
7.5.2 1-Carrier W-CDMA
PAR = 9.6 dB per carrier at 0.01 % probability on the CCDF; 3GPP test model 1 with
64 DPCH (100 % clipping).
amp00519
18
Gp
(dB)
(1)
(2)
(3)
Gp
17
60
ηD
(%)
50
16
amp00520
-20
ACPR5M
(dBC)
ACPR5M
-30
-20
ACPR10M
(dBC)
-30
40
-40
(1)
(2)
(3)
15
-40
(1)
(1)
(2)
(2)
(3)
(3)
30
14
ACPR10M
-50
-50
-60
-60
20
ηD
13
10
12
0
25
50
75
100
125
150 175
PL (W)
0
200
-70
0
VDS = 32 V; IDq = 810 mA; VGS(amp)peak = 0.5 V.
25
50
(1) f = 1454.5 MHz
(2) f = 1489.5 MHz
(2) f = 1489.5 MHz
(3) f = 1508.5 MHz
100
125
-70
200
150 175
PL (W)
VDS = 32 V; IDq = 810 mA; VGS(amp)peak = 0.5 V.
(1) f = 1454.5 MHz
Fig 5.
75
(3) f = 1508.5 MHz
Power gain and drain efficiency as function of
output power; typical values
Fig 6.
amp00521
10
PAR
(dB)
Adjacent channel power ratio (5 MHz) and
adjacent channel power ratio (10 MHz) as
function of output power; typical values
amp00522
23
RLin
(dB)
9
21
(1)
8
19
(2)
7
(3)
17
(1)
(2)
(3)
6
15
5
13
0
25
50
75
100
125
150 175
PL (W)
200
0
VDS = 32 V; IDq = 810 mA; VGS(amp)peak = 0.5 V.
25
50
(1) f = 1454.5 MHz
(2) f = 1489.5 MHz
(2) f = 1489.5 MHz
(3) f = 1508.5 MHz
(3) f = 1508.5 MHz
Peak-to-average power ratio as a function of
output power; typical values
BLC9G15XS-400AVT
Product data sheet
100
125
150 175
PL (W)
200
VDS = 32 V; IDq = 810 mA; VGS(amp)peak = 0.5 V.
(1) f = 1454.5 MHz
Fig 7.
75
Fig 8.
Input return loss as a function of output
power; typical values
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 24 November 2017
© Ampleon Netherlands B.V. 2017. All rights reserved.
8 of 15
BLC9G15XS-400AVT
Power LDMOS transistor
7.5.3 2-Carrier W-CDMA
PAR = 9.6 dB at 0.01 % probability on the CCDF; 3GPP test model 1 with 64 DPCH
(46 % clipping).
amp00523
18
Gp
(dB)
(1)
(2)
(3)
Gp
17
60
ηD
(%)
amp00524
-20
ACPR5M
(dBC)
(1)
(2)
(3)
50
-30
16
ACPR5M
-30
40
(1)
(2)
(3)
ACPR10M
15
30
14
-40
-40
(1)
(2)
(3)
20
ηD
-50
13
-50
10
12
0
50
100
150
200
PL (W)
0
250
-60
0
VDS = 32 V; IDq = 810 mA; VGS(amp)peak = 0.5 V.
50
100
150
200
PL (W)
-60
250
VDS = 32 V; IDq = 810 mA; VGS(amp)peak = 0.5 V.
(1) f = 1457 MHz
(1) f = 1457 MHz
(2) f = 1487 MHz
(2) f = 1487 MHz
(3) f = 1506 MHz
Fig 9.
-20
ACPR10M
(dBC)
(3) f = 1506 MHz
Power gain and drain efficiency as function of
output power; typical values
Fig 10. Adjacent channel power ratio (5 MHz) and
adjacent channel power ratio (10 MHz) as
function of output power; typical values
amp00525
20
RLin
(dB)
(1)
19
(2)
18
(3)
17
16
15
0
50
100
150
200
PL (W)
250
VDS = 32 V; IDq = 810 mA; VGS(amp)peak = 0.5 V.
(1) f = 1457 MHz
(2) f = 1487 MHz
(3) f = 1506 MHz
Fig 11. Input return loss as a function of output power; typical values
BLC9G15XS-400AVT
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 24 November 2017
© Ampleon Netherlands B.V. 2017. All rights reserved.
9 of 15
BLC9G15XS-400AVT
Power LDMOS transistor
7.5.4 2-Tone VBW
amp00032
0
IMD
(dBc)
(1)
(2)
-20
IMD3
(1)
(2)
IMD5
-40
(1)
(2)
-60
IMD7
-80
1
10
102
carrier spacing (MHz)
103
VDS = 32 V; IDq = 810 mA; VGS(amp)peak = 0.5 V.
(1) IMD low
(2) IMD high
Fig 12. VBW capability
BLC9G15XS-400AVT
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 24 November 2017
© Ampleon Netherlands B.V. 2017. All rights reserved.
10 of 15
BLC9G15XS-400AVT
Power LDMOS transistor
8. Package outline
Air cavity plastic earless flanged package; 6 leads
SOT1258-4
D
A
F
5
w1
D1
v
B
A
L
b
c
7
2
6
1
y
Į
H1
Z1
Z
H
E1
U2
E
A
3
4
e
Q
w2
b1
U1
B
B
0
10 mm
y
Į
0.1
65°
3.17 5.79
61°
2.67 5.29
scale
Z
Z1
Dimensions
Unit
mm
A
max 4.52
nom
min 4.12
b
b1
1.12
11.78
c
D
D1
E
0.18 31.44 31.34 9.60
E1
H
H1
Q(1)
36.42 1.73
16.71
8.12
2.25
32.33 10.23
36.22 1.53
16.51
7.62
2.03
32.13 10.03
e
9.50
L
F
U1
v
w1
w2
0.5
0.5
0.5
13.72
0.91
11.58
0.13 31.04 31.14 9.20
9.30
Note
1. Dimension Q is measured 0.1 mm away from the flange.
2. Ringframe and/or ringframe glue shall not overhang at the side of the flange.
Outline
version
U2
References
IEC
JEDEC
JEITA
sot1258-4_po
European
projection
Issue date
17-08-31
SOT1258-4
Fig 13. Package outline SOT1258-4
BLC9G15XS-400AVT
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 24 November 2017
© Ampleon Netherlands B.V. 2017. All rights reserved.
11 of 15
BLC9G15XS-400AVT
Power LDMOS transistor
9. Handling information
CAUTION
This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling
electrostatic sensitive devices.
Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or
equivalent standards.
Table 16.
ESD sensitivity
ESD model
Class
Charged Device Model (CDM); According to ANSI/ESDA/JEDEC standard JS-002
C2A [1]
Human Body Model (HBM); According to ANSI/ESDA/JEDEC standard JS-001
2 [2]
[1]
CDM classification C2A is granted to any part that passes after exposure to an ESD pulse of 500 V, but fails
after exposure to an ESD pulse of 750 V.
[2]
HBM classification 2 is granted to any part that passes after exposure to an ESD pulse of 2000 V, but fails
after exposure to an ESD pulse of 4000 V.
10. Abbreviations
Table 17.
Abbreviations
Acronym
Description
3GPP
3rd Generation Partnership Project
AM
Amplitude Modulation
CCDF
Complementary Cumulative Distribution Function
CW
Continuous Wave
DPCH
Dedicated Physical CHannel
ESD
ElectroStatic Discharge
LDMOS
Laterally Diffused Metal-Oxide Semiconductor
MTF
Median Time to Failure
OBO
Output Back Off
PAR
Peak-to-Average Ratio
PM
Phase Modulation
SMD
Surface Mounted Device
VBW
Video Bandwidth
VSWR
Voltage Standing Wave Ratio
W-CDMA
Wideband Code Division Multiple Access
11. Revision history
Table 18.
Revision history
Document ID
Release date
BLC9G15XS-400AVT v.1 20171124
BLC9G15XS-400AVT
Product data sheet
Data sheet status
Change notice
Supersedes
Product data sheet
-
-
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 24 November 2017
© Ampleon Netherlands B.V. 2017. All rights reserved.
12 of 15
BLC9G15XS-400AVT
Power LDMOS transistor
12. Legal information
12.1 Data sheet status
Document status[1][2]
Product status[3]
Objective [short] data sheet
Development
This document contains data from the objective specification for product development.
Preliminary [short] data sheet
Qualification
This document contains data from the preliminary specification.
Product [short] data sheet
Production
This document contains the product specification.
Definition
[1]
Please consult the most recently issued document before initiating or completing a design.
[2]
The term ‘short data sheet’ is explained in section “Definitions”.
[3]
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.ampleon.com.
12.2 Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Ampleon does not give any representations or
warranties as to the accuracy or completeness of information included herein
and shall have no liability for the consequences of use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local Ampleon sales office. In
case of any inconsistency or conflict with the short data sheet, the full data
sheet shall prevail.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Ampleon and its customer, unless Ampleon and customer have explicitly
agreed otherwise in writing. In no event however, shall an agreement be valid
in which the Ampleon product is deemed to offer functions and qualities
beyond those described in the Product data sheet.
12.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, Ampleon does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. Ampleon takes no responsibility for
the content in this document if provided by an information source outside of
Ampleon.
In no event shall Ampleon be liable for any indirect, incidental, punitive,
special or consequential damages (including - without limitation - lost profits,
lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Ampleon’s aggregate and cumulative liability towards customer
for the products described herein shall be limited in accordance with the
Terms and conditions of commercial sale of Ampleon.
Right to make changes — Ampleon reserves the right to make changes to
information published in this document, including without limitation
specifications and product descriptions, at any time and without notice. This
document supersedes and replaces all information supplied prior to the
publication hereof.
Suitability for use — Ampleon products are not designed, authorized or
warranted to be suitable for use in life support, life-critical or safety-critical
systems or equipment, nor in applications where failure or malfunction of an
BLC9G15XS-400AVT
Product data sheet
Ampleon product can reasonably be expected to result in personal injury,
death or severe property or environmental damage. Ampleon and its
suppliers accept no liability for inclusion and/or use of Ampleon products in
such equipment or applications and therefore such inclusion and/or use is at
the customer’s own risk.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Ampleon makes no representation
or warranty that such applications will be suitable for the specified use without
further testing or modification.
Customers are responsible for the design and operation of their applications
and products using Ampleon products, and Ampleon accepts no liability for
any assistance with applications or customer product design. It is customer’s
sole responsibility to determine whether the Ampleon product is suitable and
fit for the customer’s applications and products planned, as well as for the
planned application and use of customer’s third party customer(s). Customers
should provide appropriate design and operating safeguards to minimize the
risks associated with their applications and products.
Ampleon does not accept any liability related to any default, damage, costs or
problem which is based on any weakness or default in the customer’s
applications or products, or the application or use by customer’s third party
customer(s). Customer is responsible for doing all necessary testing for the
customer’s applications and products using Ampleon products in order to
avoid a default of the applications and the products or of the application or
use by customer’s third party customer(s). Ampleon does not accept any
liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — Ampleon products are sold
subject to the general terms and conditions of commercial sale, as published
at http://www.ampleon.com/terms, unless otherwise agreed in a valid written
individual agreement. In case an individual agreement is concluded only the
terms and conditions of the respective agreement shall apply. Ampleon
hereby expressly objects to applying the customer’s general terms and
conditions with regard to the purchase of Ampleon products by customer.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 24 November 2017
© Ampleon Netherlands B.V. 2017. All rights reserved.
13 of 15
BLC9G15XS-400AVT
Power LDMOS transistor
Non-automotive qualified products — Unless this data sheet expressly
states that this specific Ampleon product is automotive qualified, the product
is not suitable for automotive use. It is neither qualified nor tested in
accordance with automotive testing or application requirements. Ampleon
accepts no liability for inclusion and/or use of non-automotive qualified
products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards, customer
(a) shall use the product without Ampleon’s warranty of the product for such
automotive applications, use and specifications, and (b) whenever customer
uses the product for automotive applications beyond Ampleon’s specifications
such use shall be solely at customer’s own risk, and (c) customer fully
indemnifies Ampleon for any liability, damages or failed product claims
resulting from customer design and use of the product for automotive
applications beyond Ampleon’s standard warranty and Ampleon’s product
specifications.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
12.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
Any reference or use of any ‘NXP’ trademark in this document or in or on the
surface of Ampleon products does not result in any claim, liability or
entitlement vis-à-vis the owner of this trademark. Ampleon is no longer part of
the NXP group of companies and any reference to or use of the ‘NXP’
trademarks will be replaced by reference to or use of Ampleon’s own
trademarks.
13. Contact information
For more information, please visit: http://www.ampleon.com
For sales office addresses, please visit: http://www.ampleon.com/sales
BLC9G15XS-400AVT
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 24 November 2017
© Ampleon Netherlands B.V. 2017. All rights reserved.
14 of 15
BLC9G15XS-400AVT
Power LDMOS transistor
14. Contents
1
1.1
1.2
1.3
2
3
4
5
6
7
7.1
7.2
7.3
7.4
7.5
7.5.1
7.5.2
7.5.3
7.5.4
8
9
10
11
12
12.1
12.2
12.3
12.4
13
14
Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . 1
General description . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Pinning information . . . . . . . . . . . . . . . . . . . . . . 2
Ordering information . . . . . . . . . . . . . . . . . . . . . 2
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 2
Thermal characteristics . . . . . . . . . . . . . . . . . . 2
Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Test information . . . . . . . . . . . . . . . . . . . . . . . . . 4
Ruggedness in Doherty operation . . . . . . . . . . 4
Impedance information . . . . . . . . . . . . . . . . . . . 4
Recommended impedances for Doherty design 5
Test circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Graphical data . . . . . . . . . . . . . . . . . . . . . . . . . 7
Pulsed CW . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
1-Carrier W-CDMA . . . . . . . . . . . . . . . . . . . . . . 8
2-Carrier W-CDMA . . . . . . . . . . . . . . . . . . . . . . 9
2-Tone VBW . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 11
Handling information. . . . . . . . . . . . . . . . . . . . 12
Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Revision history . . . . . . . . . . . . . . . . . . . . . . . . 12
Legal information. . . . . . . . . . . . . . . . . . . . . . . 13
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 13
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Contact information. . . . . . . . . . . . . . . . . . . . . 14
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© Ampleon Netherlands B.V. 2017.
All rights reserved.
For more information, please visit: http://www.ampleon.com
For sales office addresses, please visit: http://www.ampleon.com/sales
Date of release: 24 November 2017
Document identifier: BLC9G15XS-400AVT
工商网监
湘ICP备2023018690号
