0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
SN65LVDM051QDQ1

SN65LVDM051QDQ1

  • 厂商:

    BURR-BROWN(德州仪器)

  • 封装:

    SOIC16_150MIL

  • 描述:

    IC TRANSCEIVER FULL 2/2 16SOIC

  • 数据手册
  • 价格&库存
SN65LVDM051QDQ1 数据手册
           SGLS128A − JULY 2002 − REVISED APRIL 2008 D Qualified for Automotive Applications D ESD Protection Exceeds 2000 V Per D D D D D D D D D D D MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) Low-Voltage Differential 50-Ω Line Drivers and Receivers Signaling Rates up to 500 Mbps Bus-Terminal ESD Exceeds 12 kV Operates From a Single 3.3 V Supply Low-Voltage Differential Signaling With Typical Output Voltages of 340 mV With a 50-Ω Load Valid Output With as Little as 50-mV Input Voltage Difference Propagation Delay Times − Driver: 1.7 ns Typ − Receiver: 3.7 ns Typ Power Dissipation at 200 MHz − Driver: 50 mW Typical − Receiver: 60 mW Typical LVTTL Input Levels Are 5 V Tolerant Driver Is High Impedance When Disabled or With VCC < 1.5 V Receiver Has Open-Circuit Fail Safe SN65LVDM050QDQ1 (Marked as LVDM050Q) (TOP VIEW) 15 1D 1B 1 16 VCC 12 1A 2 15 1D DE 9 1R 3 14 1Y 2D RE 4 13 1Z 2R 2A 2B GND 5 12 6 11 7 10 8 9 DE 2Z 2Y 2D 3 1R 6 11 7 10 8 9 2DE 2Z 2Y 2D 11 2 6 SN65LVDM051QDQ1 (Marked as LVDM051Q) (TOP VIEW) 15 1D 1B 1 16 VCC 4 1A 2 15 1D 1DE 3 1R 3 14 1Y 1R 1DE 4 13 1Z 12 10 4 RE 5 5 13 1 2R 2R 2A 2B GND 14 9 2D 7 14 13 2 1 10 11 12 2DE 6 5 2R 7 1Y 1Z 2Y 2Z 1A 1B 2A 2B 1Y 1Z 1A 1B 2Y 2Z 2A 2B description The SN65LVDM050, and SN65LVDM051 are differential line drivers and receivers that use low-voltage differential signaling (LVDS) to achieve signaling rates as high as 500 Mbps (per TIA/EIA-644 definition). These circuits are similar to TIA/EIA-644 standard compliant devices (SN65LVDS) counterparts, except that the output current of the drivers is doubled. This modification provides a minimum differential output voltage magnitude of 247 mV across a 50-Ω load simulating two transmission lines in parallel. This allows having data buses with more than one driver or with two line termination resistors. The receivers detect a voltage difference of 50 mV with up to 1 V of ground potential difference between a transmitter and receiver. The intended application of these devices and signaling techniques is point-to-point and multipoint, baseband data transmission over a controlled impedance media of approximately 100 Ω of characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright  2008 Texas Instruments Incorporated   !" # $%&" !#  '%()$!" *!"&+ *%$"# $ " #'&$$!"# '& ",& "&#  &-!# #"%&"# #"!*!* .!!"/+ *%$" '$&##0 *&# " &$&##!)/ $)%*& "&#"0  !)) '!!&"&#+ POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1            SGLS128A − JULY 2002 − REVISED APRIL 2008 description (continued) The SN65LVDM050Q and SN65LVDM051Q are characterized for operation from −40°C to 125°C. Additionally, Q1 suffixed parts are qualified in accordance with AEC-Q100 stress test qualification for integrated circuits. AVAILABLE OPTIONS{ PACKAGE} TA SMALL OUTLINE (D) SN65LVDM050QDQ1 −40°C to 125°C SN65LVDM051QDQ1 † For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com. ‡ Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging. NOTE: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application-specific characteristics. Function Tables SN65LVDM050 and SN65LVDM051 RECEIVER INPUTS OUTPUT VID = VA − VB VID ≥ 50 mV RE R L H −50 MV < VID < 50 mV L ? VID ≤ −50 mV Open L L L H X H Z H = high level, L = low level, Z = high impedance, X = don’t care Function Tables (Continued) SN65LVDM050 and SN65LVDM051 DRIVER INPUTS OUTPUTS D DE Y Z L H L H H H H L Open H L H X L Z Z H = high level, L = low level, Z = high impedance, X = don’t care 2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265            SGLS128A − JULY 2002 − REVISED APRIL 2008 equivalent input and output schematic diagrams VCC VCC VCC 300 kΩ 50 Ω 5Ω 10 kΩ D or RE Input Y or Z Output 50 Ω DE Input 7V 7V 7V 300 kΩ VCC VCC 300 kΩ 300 kΩ 5Ω A Input R Output B Input 7V 7V 7V POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3            SGLS128A − JULY 2002 − REVISED APRIL 2008 absolute maximum ratings over operating free-air temperature (unless otherwise noted)† Supply voltage range, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 4 V Voltage range (D, R, DE, RE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 6 V Voltage range (Y, Z, A, and B) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 4 V Electrostatic discharge: Y, Z, A, B , and GND (see Note 2) . . . . . . . . . . . . . . . . . . CLass 3, A:12 kV, B:600 V All . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 3, A:7 kV, B:500 V Continuous power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see dissipation rating table Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 250°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal. 2. Tested in accordance with MIL-STD-883C Method 3015.7. DISSIPATION RATING TABLE PACKAGE TA ≤ 25°C POWER RATING DERATING FACTOR ABOVE TA = 25°C‡ TA = 85°C POWER RATING TA = 125°C POWER RATING — D(8) 635 mW 5.1 mW/°C 330 mW D(14) 987 mW 7.9 mW/°C 513 mW — D(16) 1110 mW 8.9 mW/°C 577 mW 223 mW DGK 424 mW 3.4 mW/°C 220 mW — PW (14) 736 mW 5.9 mW/°C 383 mW — PW (16) 839 mW 6.7 mW/°C 437 mW — ‡ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow. recommended operating conditions MIN NOM Supply voltage, VCC 3 3.3 High-level input voltage, VIH 2 0.1 ŤVIDŤ Common-mode input voltage, VIC (see Figure 6) 3.6 V 0.8 V 0.6 V 2.4 * 2 Operating free-air temperature, TA UNIT V Low-level input voltage, VIL Magnitude of differential input voltage,  VID MAX −40 ŤVIDŤ 2 V VCC−0.8 125 °C device electrical characteristics over recommended operating conditions (unless otherwise noted) TYP† MAX Drivers and receivers enabled, no receiver loads, driver RL = 50 Ω 19 27 Drivers enabled, receivers disabled, RL = 50 Ω 16 24 4 6 PARAMETER SN65LVDM050 ICC TEST CONDITIONS Drivers disabled, receivers enabled, no loads Supply current SN65LVDM051 Disabled 0.5 1 Drivers enabled, no receiver loads, driver RL = 50 Ω 19 27 4 6 Drivers disabled, No loads † All typical values are at 25°C and with a 3.3 V supply. 4 MIN POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 UNIT mA mA            SGLS128A − JULY 2002 − REVISED APRIL 2008 driver electrical characteristics over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS VOD Differential output voltage magnitude ∆VOD Change in differential output voltage magnitude between logic states VOC(SS) Steady-state common-mode output voltage ∆VOC(SS) Change in steady-state common-mode output voltage between logic states VOC(PP) Peak-to-peak common-mode output voltage RL = 50 Ω, See Figure 1 and Figure 2 MIN TYP MAX 247 340 454 −50 1.125 See Figure 3 High-level input current IIL Low-level input current IOS Short-circuit output current IOZ High-impedance output current IO(OFF) CIN Power-off output current 1.2 −50 1.375 50 50 DE IIH 50 D VIH = 5 V DE D VIL = 0.8 V VOY or VOZ = 0 V VOD = 0 V VOD = 600 mV −20 2 20 −0.5 −10 2 10 7 10 7 10 ±1 ±1 ±1.5 Input capacitance mV V mV mV −0.5 VO = 0 V or VCC VCC = 0 V, VO = 3.6 V UNIT 3 µA A µA A mA µA A µA pF receiver electrical characteristics over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS VIT+ VIT− Positive-going differential input voltage threshold VOH VOL High-level output voltage Negative-going differential input voltage threshold Low-level output voltage II Input current (A or B inputs) II(OFF) IIH Power-off input current (A or B inputs) IIL IOZ Low-level input current (enables) MIN TYP† mV −50 IOH = −8 mA IOL = 8 mA 2.4 V VI = 0 VI = 2.4 V −2 −11 −1.2 −3 0.4 VIL = 0.8 V VO = 0 or 5 V High-impedance output current CI Input capacitance † All typical values are at 25°C and with a 3.3-V supply. POST OFFICE BOX 655303 UNIT 50 See Figure 4 and Table 1 VCC = 0 VIH = 5 V High-level input current (enables) MAX 5 • DALLAS, TEXAS 75265 −20 V µA A ±20 µA 10 µA 10 µA ±10 µA pF 5            SGLS128A − JULY 2002 − REVISED APRIL 2008 driver switching characteristics over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP† MAX 3 ns UNIT tPLH tPHL Propagation delay time, low-to-high-level output 1.7 Propagation delay time, high-to-low-level output 1.7 3 ns tr tf Differential output signal rise time 0.6 1.2 ns 0.6 1.2 ns tsk(p) tsk(o) Pulse skew (|tpHL − tpLH|) tsk(pp) tPZH tPZL tPHZ RL = 50Ω, CL = 10 pF, See Figure 5 Differential output signal fall time 750 Channel-to-channel output skew‡ Part-to-part skew§ ps 100 ps 1 ns Propagation delay time, high-impedance-to-high-level output 6 10 ns Propagation delay time, high-impedance-to-low-level output 6 10 ns 4 10 ns Propagation delay time, high-level-to-high-impedance output See Figure 6 tPLZ Propagation delay time, low-level-to-high-impedance output 5 10 ns † All typical values are at 25°C and with a 3.3-V supply. ‡ tsk(o) is the maximum delay time difference between drivers on the same device. § tsk(pp) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits. receiver switching characteristics over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP† MAX 3.7 4.5 ns 3.7 4.5 ns UNIT tPLH tPHL Propagation delay time, low-to-high-level output tsk(p) tsk(o) Pulse skew (|tpHL − tpLH|) 0.1 ns Channel-to-channel output skew Part-to-part skew‡ 0.2 ns 1 ns Output signal rise time 0.7 1.5 ns 0.9 1.5 ns tsk(pp) tr Propagation delay time, high-to-low-level output CL = 10 pF, See Figure 7 CL = 10 pF, See Figure 7 tf tPZH Output signal fall time Propagation delay time, high-level-to-high-impedance output 2.5 ns tPZL tPHZ Propagation delay time, low-level-to-low-impedance output 2.5 ns 7 ns Propagation delay time, high-impedance-to-high-level output See Figure 8 tPLZ Propagation delay time, low-impedance-to-high-level output 4 ns † All typical values are at 25°C and with a 3.3-V supply. ‡ tsk(pp) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits. 6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265            SGLS128A − JULY 2002 − REVISED APRIL 2008 PARAMETER MEASUREMENT INFORMATION driver IOY Driver Enable Y II A IOZ VOD V VOY Z VI OY )V OZ 2 VOC VOZ Figure 1. Driver Voltage and Current Definitions 3.75 kΩ Y Input DA 50 Ω VOD + _ Z 0 ≤ Vtest ≤ 2.4 V 3.75 kΩ 2V 1.4 V 0.8 V Input tPHL tPLH 100% 80% Output VOD(H) 0V VOD(L) 20% 0% tf tr NOTE A: All input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 1 ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns . CL includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. Figure 2. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 7            SGLS128A − JULY 2002 − REVISED APRIL 2008 PARAMETER MEASUREMENT INFORMATION driver (continued) 25 Ω, ±1% (2 Places) Driver Enable 3V Y Input 0V Z VOC VOC(PP) CL = 10 pF (2 Places) VOC(SS) VOC NOTE A: All input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 1 ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns . CL includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of VOC(PP) is made on test equipment with a −3 dB bandwidth of at least 300 MHz. Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage 8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265            SGLS128A − JULY 2002 − REVISED APRIL 2008 PARAMETER MEASUREMENT INFORMATION receiver A V IA )V IB R VID 2 VIA B VIC VO VIB Figure 4. Receiver Voltage Definitions Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages APPLIED VOLTAGES (V) RESULTING DIFFERENTIAL INPUT VOLTAGE (mV) RESULTING COMMONMODE INPUT VOLTAGE (V) VIC 1.2 VIA 1.225 VIB 1.175 VID 50 1.175 1.225 −50 1.2 2.375 2.325 50 2.35 2.325 2.375 −50 2.35 0.05 0 50 0.05 0 0.05 −50 0.05 1.5 0.9 600 1.2 0.9 1.5 −600 1.2 2.4 1.8 600 2.1 1.8 2.4 −600 2.1 0.6 0 600 0.3 0 0.6 −600 0.3 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 9            SGLS128A − JULY 2002 − REVISED APRIL 2008 PARAMETER MEASUREMENT INFORMATION driver Y Input DA 50 Ω VOD Z Figure 5. Timing Test Circuit 25 Ω, ±1% (2 Places) Y 0.8 V or 2 V Z DE 1.2 V CL = 10 pF (2 Places) VOY VOZ 2V 1.4 V 0.8 V DE VOY or VOZ tPZH ~1.4 V 1.25 V 1.2 V D at 2 V and input to DE 1.2 V 1.15 V ~1 V D at 0.8 V and input to DE tPHZ VOZ or VOY tPZL tPLZ NOTE A: All input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 1 ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns . CL includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. Figure 6. Enable and Disable Time Circuit and Definitions 10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265            SGLS128A − JULY 2002 − REVISED APRIL 2008 PARAMETER MEASUREMENT INFORMATION receiver VID VIA VIB CL 10 pF VO VIA 1.4 V VIB 1V VID 0.4 V 0V −0.4 V tPHL VO tPLH VOH 2.4 V 1.4 V 0.4 V VOL tf tr NOTE A: All input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 1 ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. CL includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. Figure 7. Timing Test Circuit and Waveforms POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 11            SGLS128A − JULY 2002 − REVISED APRIL 2008 PARAMETER MEASUREMENT INFORMATION receiver (continued) 1.2 V B 500 Ω A Inputs RE CL 10 pF + − VO VTEST NOTE A: All input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 1 ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns. CL includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. 2.5 V VTEST A 1V 2V 1.4 V RE 0.8 V tPZL tPZL tPLZ 2.5 V 1.4 V R VOL +0.5 V VOL 0V VTEST A 1.4 V 2V RE 1.4 V 0.8 V tPZH R tPZH tPHZ VOH 1.4 V VOH −0.5 V 0V Figure 8. Enable/Disable Time Test Circuit and Waveforms 12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265            SGLS128A − JULY 2002 − REVISED APRIL 2008 TYPICAL CHARACTERISTICS COMMON-MODE INPUT VOLTAGE vs SUPPLY VOLTAGE 2.5 VIC − Common-Mode Input Voltage − V VCC > 3.15 V VCC = 3 V 2 1.5 1 0.5 MIN 0 0 0.1 0.2 0.4 0.3 0.5 0.6 |VID|− Differential Input Voltage − V Figure 9 DRIVER DRIVER LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT 3.5 VCC = 3.3 V TA = 25°C VCC = 3.3 V TA = 25°C V OH − High-Level Output Voltage − V V OL − Low-Level Output Voltage − V 4 3 2 1 0 3 2.5 2 1.5 1 .5 0 0 2 4 6 8 10 12 IOL − Low-Level Output Current − mA −2 0 −4 −6 −8 IOH − High-Level Output Current − mA Figure 10 Figure 11 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 13            SGLS128A − JULY 2002 − REVISED APRIL 2008 TYPICAL CHARACTERISTICS RECEIVER RECEIVER HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT 5 4 VCC = 3.3 V TA = 25°C VOL − Low-Level Output Votlage − V VOH − High-Level Output Voltage − V VCC = 3.3 V TA = 25°C 3 2 1 4 3 2 1 0 0 0 −20 −40 −60 IOH − High-Level Output Current − mA 0 −80 10 20 30 40 50 IOL − Low-Level Output Current − mA Figure 13 Figure 12 DRIVER DRIVER HIGH-TO-LOW LEVEL PROPAGATION DELAY TIME vs FREE-AIR TEMPERATURE LOW-TO-HIGH LEVEL PROPAGATION DELAY TIME vs FREE-AIR TEMPERATURE 2 t PLH − Low-To-High Propagation Delay Time − ns t PLH − High-To-Low Propagation Delay Time − ns 2.5 VCC = 3.3 V VCC = 3 V VCC = 3.6 V 1.5 −50 −30 −10 10 50 30 70 TA − Free-Air Temperature − °C 90 2.5 2 VCC = 3.3 V VCC = 3 V VCC = 3.6 V 1.5 −50 −30 Figure 14 14 60 10 −10 50 30 70 TA − Free-Air Temperature − °C Figure 15 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 90            SGLS128A − JULY 2002 − REVISED APRIL 2008 RECEIVER RECEIVER HIGH-TO-LOW LEVEL PROPAGATION DELAY TIME vs FREE-AIR TEMPERATURE LOW-TO-HIGH LEVEL PROPAGATION DELAY TIME vs FREE−AIR TEMPERATURE 4.5 VCC = 3.3 V 4 VCC = 3 V 3.5 VCC = 3.6 V 3 2.5 −50 −30 −10 10 50 30 70 TA − Free−Air Temperature − °C 90 t PLH − Low-To-High Level Propagation Delay Time − ns t PLH − High-To-Low Level Propagation Dealy Time − ns TYPICAL CHARACTERISTICS 4.5 VCC = 3 V 4 VCC = 3.3 V 3.5 VCC = 3.6 V 3 2.5 −50 −30 Figure 16 10 −10 50 30 70 TA − Free-Air Temperature − °C 90 Figure 17 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 15            SGLS128A − JULY 2002 − REVISED APRIL 2008 APPLICATION INFORMATION The devices are generally used as building blocks for high-speed point-to-point data transmission. Ground differences are less than 1 V with a low common-mode output and balanced interface for very low noise emissions. Devices can interoperate with RS-422, PECL, and IEEE-P1596. Drivers/receivers maintain ECL speeds without the power and dual supply requirements. Transmission Distance − m 1000 30% Jitter 100 5% Jitter 10 1 24 AWG UTP 96 Ω (PVC Dielectric) 0.1 100k 1M 10M Data Rate − Hz Figure 18. Data Transmission Distance Versus Rate 16 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 100M            SGLS128A − JULY 2002 − REVISED APRIL 2008 APPLICATION INFORMATION fail safe One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between −50 mV and 50 mV and within its recommended input common-mode voltage range. TI’s LVDS receiver is different, however, in how it handles the open-input circuit situation. Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver pulls each line of the signal pair to near VCC through 300-kΩ resistors as shown in Figure 18. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level, regardless of the differential input voltage. VCC 300 kΩ 300 kΩ A Rt = 100 Ω (Typ) Y B VIT ≈ 2.3 V Figure 19. Open-Circuit Fail Safe of the LVDS Receiver It is only under these conditions that the output of the receiver is valid with less than a 50-mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 17 PACKAGE OPTION ADDENDUM www.ti.com 10-Dec-2020 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) Device Marking (3) (4/5) (6) SN65LVDM050QDG4Q1 ACTIVE SOIC D 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LVDM050Q SN65LVDM050QDQ1 ACTIVE SOIC D 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LVDM050Q SN65LVDM050QDRG4Q1 ACTIVE SOIC D 16 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LVDM050Q SN65LVDM050QDRQ1 ACTIVE SOIC D 16 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LVDM050Q SN65LVDM051QDQ1 ACTIVE SOIC D 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LVDM051Q SN65LVDM051QDRG4Q1 ACTIVE SOIC D 16 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LVDM051Q SN65LVDM051QDRQ1 ACTIVE SOIC D 16 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LVDM051Q (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
SN65LVDM051QDQ1 价格&库存

很抱歉,暂时无法提供与“SN65LVDM051QDQ1”相匹配的价格&库存,您可以联系我们找货

免费人工找货