0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
SN74AS757NSRE4

SN74AS757NSRE4

  • 厂商:

    BURR-BROWN(德州仪器)

  • 封装:

    SOIC20_208MIL

  • 描述:

    IC BUFFER NON-INVERT 5.5V 20SO

  • 数据手册
  • 价格&库存
SN74AS757NSRE4 数据手册
                SDAS040B − DECEMBER 1983 − REVISED JANUARY 1995 SN54AS756 . . . J PACKAGE SN74AS756, SN74AS757 . . . DW OR N PACKAGE (TOP VIEW) Open-Collector Outputs Drive Bus Lines or Buffer Memory Address Registers Eliminate the Need for 3-State Overlap Protection pnp Inputs Reduce dc Loading Open-Collector Versions of ′AS240A and ′AS241 Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs • • • • 1OE 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND description These octal buffers and line drivers are designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters by eliminating the need for 3-state overlap protection. The designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable (OE) inputs, and complementary OE and OE inputs. These devices feature high fan-out and improved fan-in. 1 20 2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12 10 11 VCC 2OE / 2OE† 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 2Y4 1A1 1OE VCC SN54AS756 . . . FK PACKAGE (TOP VIEW) 1A2 2Y3 1A3 2Y2 1A4 4 3 2 1 20 19 18 5 17 6 16 7 15 8 14 9 10 11 12 13 1Y1 2A4 1Y2 2A3 1Y3 2Y1 GND 2A1 1Y4 2A2 The SN54AS756 is characterized for operation over the full military temperature range of − 55°C to 125°C. The SN74AS756 and SN74AS757 are characterized for operation from 0°C to 70°C. 2OE • † 2OE for ′AS756 or 2OE for SN74AS757 logic symbols‡ ′AS756 1 1OE 1A1 1A2 1A3 1A4 2OE 2A1 2A2 2A3 2A4 SN74AS757 1 EN 1OE 2 18 4 16 6 14 8 12 19 1Y1 1A1 1Y2 1A2 1Y3 1A3 1Y4 1A4 EN 2OE 11 9 13 7 15 5 17 3 2Y1 2A1 2Y2 2A2 2Y3 2A3 2Y4 2A4 EN 2 18 4 16 6 14 8 12 19 1Y1 1Y2 1Y3 1Y4 EN 11 9 13 7 15 5 17 3 2Y1 2Y2 2Y3 2Y4 ‡ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Copyright  1995, Texas Instruments Incorporated       !" # $%&" !#  '%()$!" *!"&+ *%$"# $ " #'&$$!"# '& ",& "&#  &-!# #"%&"# #"!*!* .!!"/+ *%$" '$&##0 *&# " &$&##!)/ $)%*& "&#"0  !)) '!!&"&#+ • DALLAS, TEXAS 75265 • HOUSTON, TEXAS 77251−1443 POST OFFICE BOX 655303 POST OFFICE BOX 1443 1                 SDAS040B − DECEMBER 1983 − REVISED JANUARY 1995 logic diagrams (positive logic) ′AS756 1OE 1A1 1A2 1A3 1A4 2OE 2A1 2A2 2A3 2A4 SN74AS757 1 1OE 2 18 4 16 6 14 8 12 1Y1 1A1 1Y2 1A2 1Y3 1A3 1Y4 1A4 19 2OE 11 9 13 7 15 5 17 3 2Y1 2A1 2Y2 2A2 2Y3 2A3 2Y4 2A4 1 2 18 4 16 6 14 8 12 1Y1 1Y2 1Y3 1Y4 19 11 9 13 7 15 5 17 3 2Y1 2Y2 2Y3 2Y4 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Input voltage, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Off-state output voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Operating free-air temperature range, TA: SN54AS756 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −55°C to 125°C SN74AS756, SN74AS757 . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2 • POST OFFICE BOX 655303 DALLAS, TEXAS 75265 POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443 •                 SDAS040B − DECEMBER 1983 − REVISED JANUARY 1995 recommended operating conditions SN74AS756 SN74AS757 SN54AS756 UNIT MIN NOM MAX MIN NOM MAX 4.5 5 5.5 4.5 5 5.5 VCC VIH Supply voltage VIL VOH Low-level input voltage 0.7 0.8 High-level output voltage 5.5 5.5 V IOL TA Low-level output current 48 64 mA 70 °C High-level input voltage 2 Operating free-air temperature 2 −55 125 V V 0 V electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER SN74AS756 SN74AS757 SN54AS756 TEST CONDITIONS MIN TYP† MAX MIN TYP† UNIT MAX VIK IOH VCC = 4.5 V, VCC = 4.5 V, II = − 18 mA VOH = 5.5 V −1.2 −1.2 V 0.1 0.1 mA VCC = 4.5 V IOL = 48 mA IOL = 64 mA 0.55 VOL II IIH VCC = 5.5 V, VCC = 5.5 V, VI = 7 V VI = 2.7 V VCC = 5.5 V, VI = 0.4 V IIL A inputs of SN74AS757 only 0.55 All other inputs ′AS756 VCC = 5.5 V ICC SN74AS757 VCC = 5.5 V V 0.1 0.1 mA 20 20 µA −1 −1 −0.5 −0.5 Outputs high 9 15 9 15 Outputs low 51 80 51 80 Outputs high 21 33 21 33 Outputs low 61 95 61 95 mA mA † All typical values are at VCC = 5 V, TA = 25°C. • POST OFFICE BOX 655303 DALLAS, TEXAS 75265 POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443 • 3                 SDAS040B − DECEMBER 1983 − REVISED JANUARY 1995 switching characteristics (see Figure 1) PARAMETER FROM (INPUT) VCC = 4.5 V to 5.5 V, CL = 50 pF, RL = 500 Ω, TA = MIN to MAX† TO (OUTPUT) SN54AS756 tPLH tPHL A Y tPLH tPHL OE Y UNIT SN74AS756 MIN MAX MIN MAX 3 20 3 19 1 7 1 6 3 22 3 19.5 1 8.5 1 7.5 ns ns † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. switching characteristics (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 4.5 V to 5.5 V, CL = 50 pF, RL = 500 Ω, TA = MIN to MAX† UNIT SN74AS757 tPLH tPHL A Y tPLH tPHL 1OE 1Y tPLH tPHL 2OE 2Y MIN MAX 3 18.5 1 6 3 20 1 7 3 21 1 7.5 † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. 4 • POST OFFICE BOX 655303 DALLAS, TEXAS 75265 POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443 • ns ns ns                 SDAS040B − DECEMBER 1983 − REVISED JANUARY 1995 PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES 7V RL = R1 = R2 VCC S1 RL R1 Test Point From Output Under Test CL (see Note A) From Output Under Test RL Test Point CL (see Note A) CL (see Note A) LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS 3.5 V Timing Input Test Point From Output Under Test LOAD CIRCUIT FOR 3-STATE OUTPUTS 3.5 V High-Level Pulse 1.3 V R2 1.3 V 1.3 V 0.3 V 0.3 V tsu Data Input tw th 3.5 V 1.3 V 3.5 V Low-Level Pulse 1.3 V 0.3 V 1.3 V 0.3 V VOLTAGE WAVEFORMS PULSE DURATIONS VOLTAGE WAVEFORMS SETUP AND HOLD TIMES 3.5 V Output Control (low-level enabling) 1.3 V 1.3 V 0.3 V tPZL Waveform 1 S1 Closed (see Note B) tPLZ 3.5 V Input tPZH 1.3 V 0.3 V tPHL tPLH VOH In-Phase Output VOL 0.3 V 1.3 V 1.3 V VOL tPLH tPHL VOH 1.3 V 1.3 V [3.5 V 1.3 V tPHZ Waveform 2 S1 Open (see Note B) 1.3 V VOH Out-of-Phase Output (see Note C) 0.3 V [0 V 1.3 V 1.3 V VOL VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open. D. All input pulses have the following characteristics: PRR ≤ 1 MHz, tr = tf = 2 ns, duty cycle = 50%. E. The outputs are measured one at a time with one transition per measurement. Figure 1. Load Circuits and Voltage Waveforms • POST OFFICE BOX 655303 DALLAS, TEXAS 75265 POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443 • 5 PACKAGE OPTION ADDENDUM www.ti.com 6-Sep-2022 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) Device Marking (3) Samples (4/5) (6) 5962-90563012A ACTIVE LCCC FK 20 1 Non-RoHS & Green SNPB N / A for Pkg Type -55 to 125 596290563012A SNJ54AS 756FK 5962-9056301RA ACTIVE CDIP J 20 1 Non-RoHS & Green SNPB N / A for Pkg Type -55 to 125 5962-9056301RA SNJ54AS756J Samples 5962-9056301SA ACTIVE CFP W 20 1 Non-RoHS & Green SNPB N / A for Pkg Type -55 to 125 5962-9056301SA SNJ54AS756W Samples SN54AS756J ACTIVE CDIP J 20 1 Non-RoHS & Green SNPB N / A for Pkg Type -55 to 125 SN54AS756J Samples SN74AS756DW ACTIVE SOIC DW 20 25 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 AS756 Samples SN74AS756N ACTIVE PDIP N 20 20 RoHS & Non-Green NIPDAU N / A for Pkg Type 0 to 70 SN74AS756N Samples SN74AS757DW ACTIVE SOIC DW 20 25 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 AS757 Samples SN74AS757DWR ACTIVE SOIC DW 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 AS757 Samples SN74AS757N ACTIVE PDIP N 20 20 RoHS & Non-Green NIPDAU N / A for Pkg Type 0 to 70 SN74AS757N Samples SNJ54AS756FK ACTIVE LCCC FK 20 1 Non-RoHS & Green SNPB N / A for Pkg Type -55 to 125 596290563012A SNJ54AS 756FK SNJ54AS756J ACTIVE CDIP J 20 1 Non-RoHS & Green SNPB N / A for Pkg Type -55 to 125 5962-9056301RA SNJ54AS756J Samples SNJ54AS756W ACTIVE CFP W 20 1 Non-RoHS & Green SNPB N / A for Pkg Type -55 to 125 5962-9056301SA SNJ54AS756W Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. Addendum-Page 1 Samples Samples PACKAGE OPTION ADDENDUM www.ti.com 6-Sep-2022 (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
SN74AS757NSRE4 价格&库存

很抱歉,暂时无法提供与“SN74AS757NSRE4”相匹配的价格&库存,您可以联系我们找货

免费人工找货