Product
Folder
Sample &
Buy
Technical
Documents
Support &
Community
Tools &
Software
SN74LVC1G34
SCES519M – DECEMBER 2003 – REVISED APRIL 2016
SN74LVC1G34 Single Buffer Gate
1 Features
•
1
•
•
•
•
•
•
•
•
•
3 Description
2
Available in the Ultra Small 0.64-mm
Package (DPW) with 0.5-mm Pitch
Supports 5-V VCC Operation
Inputs Accept Voltages to 5.5 V
Provides Down Translation to VCC
Max tpd of 3.5 ns at 3.3 V
Low Power Consumption, 1-μA Max ICC
±24-mA Output Drive at 3.3 V
Ioff Supports Live Insertion, Partial Power Down
Mode, and Back Drive Protection
Latch-Up Performance Exceeds 100 mA
Per JESD 78, Class II
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
2 Applications
•
•
•
•
•
•
•
•
•
•
•
•
•
AV Receiver
Audio Dock: Portable
Blu-ray Player and Home Theater
DVD Recorder and Player
Embedded PC
MP3 Player/Recorder (Portable Audio)
Personal Digital Assistant (PDA)
Power: Telecom/Server AC/DC Supply: Single
Controller: Analog and Digital
Solid State Drive (SSD): Client and Enterprise
TV: LCD/Digital and High-Definition (HDTV)
Tablet: Enterprise
Video Analytics: Server
Wireless Headset, Keyboard, and Mouse
This single buffer gate is designed for 1.65-V to 5.5-V
VCC operation.
The SN74LVC1G34 device performs the Boolean
function Y = A in positive logic.
The CMOS device has high output drive while
maintaining low static power dissipation over a broad
VCC Operating range.
The SN74LVC1G34 is available in a variety of
packages, including the ultra-small DPW package
with a body size of 0.8 mm × 0.8 mm.
Device Information(1)
DEVICE NAME
PACKAGE (PINS)
BODY SIZE
SN74LVC1G34YFP
DSBGA (4)
0.76 mm × 0.76 mm
SN74LVC1G34YZP
DSBGA (5)
1.38 mm × 0.88 mm
SN74LVC1G34YZV
DSBGA (4)
0.88 mm × 0.88 mm
SN74LVC1G34DPW
X2SON (5)
0.80 mm × 0.80 mm
SN74LVC1G34DBV
SOT-23 (5)
2.90 mm × 2.80 mm
SN74LVC1G34DCK
SC70 (5)
2.00 mm × 2.10 mm
SN74LVC1G34DRL
SOT (5)
1.60 mm × 1.60 mm
SN74LVC1G34DRY
SON (6)
1.45 mm ×1.00 mm
SN74LVC1G34DSF
SON(6)
1.00 mm × 1.00 mm
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
4 Simplified Schematic
A
Y
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
SN74LVC1G34
SCES519M – DECEMBER 2003 – REVISED APRIL 2016
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
Features ..................................................................
Applications ...........................................................
Description .............................................................
Simplified Schematic.............................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
1
2
4
5
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
7.9
7.10
5
5
6
6
7
8
8
8
8
8
Absolute Maximum Ratings .....................................
ESD Ratings..............................................................
Recommended Operating Conditions ......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Switching Characteristics, CL = 15 pF ......................
Switching Characteristics, –40°C to 85°C.................
Switching Characteristics, –40°C to 125°C...............
Operating Characteristics..........................................
Typical Characteristics ............................................
Parameter Measurement Information .................. 9
9
Detailed Description ............................................ 11
9.1
9.2
9.3
9.4
Overview .................................................................
Functional Block Diagram .......................................
Feature Description.................................................
Device Functional Modes........................................
11
11
11
11
10 Application and Implementation........................ 12
10.1 Application Information.......................................... 12
10.2 Typical Application ............................................... 12
11 Power Supply Recommendations ..................... 13
12 Layout................................................................... 13
12.1 Layout Guidelines ................................................. 13
12.2 Layout Example .................................................... 13
13 Device and Documentation Support ................. 14
13.1
13.2
13.3
13.4
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
14
14
14
14
14 Mechanical, Packaging, and Orderable
Information ........................................................... 14
5 Revision History
Changes from Revision L (April 2014) to Revision M
Page
•
Changed X2SON from 4 pin to 5 pin on Device Information table ........................................................................................ 1
•
Moved Storage temperature range from ESD Ratings table to Absolute Maximum Ratings table........................................ 5
•
Added Junction temperature to Absolute Maximum Ratings table ....................................................................................... 5
•
Added package temperature specification for DSBGA package ........................................................................................... 6
Changes from Revision K (March 2014) to Revision L
Page
•
Added Device Information table. ............................................................................................................................................ 1
•
Added Pin Functions table. .................................................................................................................................................... 4
•
Updated Handling Ratings table. ........................................................................................................................................... 5
•
Updated operating temperature range. .................................................................................................................................. 6
•
Added Thermal Information table. ......................................................................................................................................... 6
•
Added Typical Characteristics. .............................................................................................................................................. 8
•
Added Detailed Description section. .................................................................................................................................... 11
•
Added Application and Implementation section. ................................................................................................................. 12
Changes from Revision J (December 2013) to Revision K
Page
•
Added Applications. ................................................................................................................................................................ 1
•
DPW Package. ...................................................................................................................................................................... 4
•
Moved Tstg to Handling Ratings table. .................................................................................................................................... 5
2
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: SN74LVC1G34
SN74LVC1G34
www.ti.com
SCES519M – DECEMBER 2003 – REVISED APRIL 2016
Changes from Revision I (June2011) to Revision J
Page
•
Updated document to new TI data sheet format. ................................................................................................................... 1
•
Removed Ordering Information table. .................................................................................................................................... 1
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: SN74LVC1G34
3
SN74LVC1G34
SCES519M – DECEMBER 2003 – REVISED APRIL 2016
www.ti.com
6 Pin Configuration and Functions
DBV PACKAGE
(TOP VIEW)
N.C.
DCK PACKAGE
(TOP VIEW)
N.C.
VCC
5
1
A
A
2
GND
3
GND
N.C.
A
1
5
3
2
4
N.C.
1
A
2
GND
3
2
3
VCC
5
Y
4
DRY PACKAGE
(TOP VIEW)
N.C.
1
6
VCC
A
2
5
N.C.
GND
3
4
Y
Y
4
Y
4
YZV PACKAGE
(TOP VIEW)
DPW PACKAGE
(TOP VIEW)
GND
VCC
5
1
DRL PACKAGE
(TOP VIEW)
VCC
Y
A
A1
A2
VCC
GND
B1
B2
Y
YFP PACKAGE
(TOP VIEW)
A
GND
A1
A2
B1
B2
VCC
Y
DSF PACKAGE
(TOP VIEW)
N.C.
A
GND
1
6
2
5
3
4
VCC
N.C.
Y
YZP PACKAGE
(TOP VIEW)
DNU
A1
A
B1
GND
C1
A2
VCC
C2
Y
See mechanical drawings for dimensions.
N.C. – No internal connection
DNU – Do not use
Pin Functions
PIN
4
DESCRIPTION
NAME
DRL,
DCK, DBV
DPW
DRY, DSF
YZP
NC
1
1
1, 5
A1
–
A
2
2
2
B1
A1
Input
GND
3
3
3
C1
B1
Ground
Y
4
4
4
C2
B2
Output
VCC
5
5
6
A2
A2
Power pin
YFP, YZV
Not connected
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: SN74LVC1G34
SN74LVC1G34
www.ti.com
SCES519M – DECEMBER 2003 – REVISED APRIL 2016
7 Specifications
7.1 Absolute Maximum Ratings (1)
over operating free-air temperature range (unless otherwise noted)
MIN
MAX
VCC
Supply voltage range
–0.5
6.5
V
VI
Input voltage range
–0.5
6.5
V
VO
Voltage range applied to any output in the high-impedance or power-off state (2)
–0.5
6.5
V
VO
Voltage range applied to any output in the high or low state (2) (3)
–0.5
VCC + 0.5
V
IIK
Input clamp current
VI < 0
–50
mA
IOK
Output clamp current
VO < 0
–50
mA
IO
Continuous output current
±50
mA
±100
mA
150
°C
150
°C
Continuous current through VCC or GND
Tstg
Storage temperature range
TJ
Max Junction temperature
(1)
(2)
(3)
-65
UNIT
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
The value of VCC is provided in the Recommended Operating Conditions table.
7.2 ESD Ratings
MIN
V(ESD)
(1)
(2)
Electrostatic discharge
MAX
UNIT
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all
pins (1)
±2
Charged device model (CDM), per JEDEC specification
JESD22-C101, all pins (2)
±1
kV
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: SN74LVC1G34
5
SN74LVC1G34
SCES519M – DECEMBER 2003 – REVISED APRIL 2016
www.ti.com
7.3 Recommended Operating Conditions (1)
VCC
Supply voltage
Operating
High-level input voltage
MAX
5.5
Data retention only
UNIT
V
1.5
VCC = 1.65 V to 1.95 V
VIH
MIN
1.65
0.65 × VCC
VCC = 2.3 V to 2.7 V
1.7
VCC = 3 V to 3.6 V
V
2
VCC = 4.5 V to 5.5 V
0.7 × VCC
VCC = 1.65 V to 1.95 V
0.35 × VCC
VCC = 2.3 V to 2.7 V
0.7
VCC = 3 V to 3.6 V
0.8
VIL
Low-level input voltage
VI
Input voltage
0
5.5
V
VO
Output voltage
0
VCC
V
VCC = 4.5 V to 5.5 V
0.3 × VCC
VCC = 1.65 V
–4
VCC = 2.3 V
IOH
High-level output current
–8
–16
VCC = 3 V
Low-level output current
Δt/Δv
TA
(1)
Input transition rise or fall rate
Operating free-air temperature
mA
–24
VCC = 4.5 V
IOL
V
–32
VCC = 1.65 V
4
VCC = 2.3 V
8
16
VCC = 3 V
mA
24
VCC = 4.5 V
32
VCC = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V
20
VCC = 3.3 V ± 0.3 V
10
VCC = 5 V ± 0.5 V
10
ns/V
DSBGA package
–40
85
°C
All other packages
-40
125
°C
All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
7.4 Thermal Information
SN74LVC1G34
THERMAL METRIC (1)
DBV
DCK
DRL
DRY
YZP
DPW
5 PINS
5 PINS
5 PINS
6 PINS
5 PINS
4 PINS
RθJA
Junction-to-ambient thermal resistance
229
278
243
439
130
340
RθJC(top)
Junction-to-case (top) thermal resistance
164
93
78
277
54
215
RθJB
Junction-to-board thermal resistance
62
65
78
271
51
294
ψJT
Junction-to-top characterization parameter
44
2
10
84
1
41
ψJB
Junction-to-board characterization parameter
62
64
77
271
50
294
RθJC(bot)
Junction-to-case (bottom) thermal resistance
–
–
–
–
–
250
(1)
6
UNIT
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: SN74LVC1G34
SN74LVC1G34
www.ti.com
SCES519M – DECEMBER 2003 – REVISED APRIL 2016
7.5 Electrical Characteristics
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
IOH = –100 μA
VOH
VCC
1.65 V to 5.5 V
VCC – 0.1
1.2
1.2
IOH = –8 mA
2.3 V
1.9
1.9
2.4
2.4
2.3
2.3
IOH = –16 mA
3V
(1)
MAX
IOL = 100 μA
1.65 V to 5.5 V
0.1
0.1
IOL = 4 mA
1.65 V
0.45
0.45
IOL = 8 mA
2.3 V
0.3
0.3
0.4
0.4
0.55
0.55
0.55
0.55
VI or VO = 5.5 V
ICC
VI = 5.5 V or GND,
3.8
3V
4.5 V
VI = 5.5 V or GND
IO = 0
One input at VCC – 0.6 V,
Other inputs at VCC or GND
UNIT
V
4.5 V
IOL = 16 mA
3.8
TYP (1)
IOH = –32 mA
Ioff
Ci
MIN
VCC – 0.1
IOL = 32 mA
ΔICC
–40°C to 125°C
MAX
1.65 V
IOL = 24 mA
II
TYP (1)
IOH = –4 mA
IOH = –24 mA
VOL
–40°C to 85°C
MIN
V
0 to 5.5 V
±1
±2
μA
0
±10
±10
μA
1
10
μA
500
500
μA
1.65 V to 5.5 V
3 V to 5.5 V
VI = VCC or GND
3.3 V
3.5
pF
All typical values are at VCC = 3.3 V, TA = 25°C.
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: SN74LVC1G34
7
SN74LVC1G34
SCES519M – DECEMBER 2003 – REVISED APRIL 2016
www.ti.com
7.6 Switching Characteristics, CL = 15 pF
over recommended operating free-air temperature range, CL = 15 pF (unless otherwise noted) (see Figure 3)
–40°C to 85°C
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
tpd
A
Y
VCC = 1.8 V
± 0.15 V
VCC = 2.5 V
± 0.2 V
VCC = 3.3 V
± 0.3 V
VCC = 5 V
± 0.5 V
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
2
9.9
1.5
6
1
3.5
1
2.9
UNIT
ns
7.7 Switching Characteristics, –40°C to 85°C
over recommended operating free-air temperature range, CL = 30 pF or 50 pF (unless otherwise noted) (see Figure 4)
–40°C to 85°C
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
tpd
A
Y
VCC = 1.8 V
± 0.15 V
VCC = 2.5 V
± 0.2 V
VCC = 3.3 V
± 0.3 V
VCC = 5 V
± 0.5 V
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
3.2
8.6
1.5
4.4
1.5
4.1
1
3.2
UNIT
ns
7.8 Switching Characteristics, –40°C to 125°C
over recommended operating free-air temperature range, CL = 30 pF or 50 pF (unless otherwise noted) (see Figure 4)
–40°C to 125°C
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
tpd
A
Y
VCC = 1.8 V
± 0.15 V
VCC = 2.5 V
± 0.2 V
VCC = 3.3 V
± 0.3 V
VCC = 5 V
± 0.5 V
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
3.2
9.5
1.5
5.1
1.5
4.7
1
3.9
UNIT
ns
7.9 Operating Characteristics
TA = 25°C
PARAMETER
Cpd
Power dissipation capacitance
TEST
CONDITIONS
VCC = 1.8 V
VCC = 2.5 V
VCC = 3.3 V
VCC = 5 V
TYP
TYP
TYP
TYP
f = 10 MHz
16
16
16
18
UNIT
pF
7.10 Typical Characteristics
2.5
5
TPD
2
4
1.5
3
TPD - ns
TPD - ns
TPD
1
0.5
2
1
0
-100
0
-50
0
50
Temperature - °C
100
150
0
1
D001
Figure 1. TPD Across Temperature at 3.3V Vcc
8
Submit Documentation Feedback
2
3
Vcc - V
4
5
6
D002
Figure 2. TPD Across Vcc at 25°C
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: SN74LVC1G34
SN74LVC1G34
www.ti.com
SCES519M – DECEMBER 2003 – REVISED APRIL 2016
8 Parameter Measurement Information
VLOAD
S1
RL
From Output
Under Test
CL
(see Note A)
Open
GND
RL
TEST
S1
tPLH/tPHL
tPLZ/tPZL
tPHZ/tPZH
Open
VLOAD
GND
LOAD CIRCUIT
INPUTS
VCC
1.8 V ± 0.15 V
2.5 V ± 0.2 V
3.3 V ± 0.3 V
5 V ± 0.5 V
VI
tr/tf
VCC
VCC
3V
VCC
≤2 ns
≤2 ns
≤2.5 ns
≤2.5 ns
VM
VLOAD
CL
RL
V∆
VCC/2
VCC/2
1.5 V
VCC/2
2 × VCC
2 × VCC
6V
2 × VCC
15 pF
15 pF
15 pF
15 pF
1 MΩ
1 MΩ
1 MΩ
1 MΩ
0.15 V
0.15 V
0.3 V
0.3 V
VI
Timing Input
VM
0V
tw
tsu
VI
Input
VM
VM
th
VI
Data Input
VM
VM
0V
0V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PULSE DURATION
VI
VM
Input
VM
0V
VOH
VM
Output
VM
VOL
VM
0V
VLOAD/2
VM
tPZH
VOH
Output
VM
tPLZ
Output
Waveform 1
S1 at VLOAD
(see Note B)
tPLH
tPHL
VM
tPZL
tPHL
tPLH
VI
Output
Control
VM
VOL
VOL
tPHZ
Output
Waveform 2
S1 at GND
(see Note B)
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
VOL + V∆
VM
VOH − V∆
VOH
≈0 V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω.
D. The outputs are measured one at a time, with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.
H. All parameters and waveforms are not applicable to all devices.
Figure 3. Load Circuit and Voltage Waveforms
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: SN74LVC1G34
9
SN74LVC1G34
SCES519M – DECEMBER 2003 – REVISED APRIL 2016
www.ti.com
Parameter Measurement Information (continued)
VLOAD
S1
RL
From Output
Under Test
CL
(see Note A)
Open
GND
RL
TEST
S1
tPLH/tPHL
tPLZ/tPZL
tPHZ/tPZH
Open
VLOAD
GND
LOAD CIRCUIT
INPUTS
VCC
1.8 V ± 0.15 V
2.5 V ± 0.2 V
3.3 V ± 0.3 V
5 V ± 0.5 V
VI
tr/tf
VCC
VCC
3V
VCC
≤2 ns
≤2 ns
≤2.5 ns
≤2.5 ns
VM
VLOAD
CL
RL
V∆
VCC/2
VCC/2
1.5 V
VCC/2
2 × VCC
2 × VCC
6V
2 × VCC
30 pF
30 pF
50 pF
50 pF
1 kΩ
500 Ω
500 Ω
500 Ω
0.15 V
0.15 V
0.3 V
0.3 V
VI
Timing Input
VM
0V
tw
tsu
VI
Input
VM
VM
th
VI
Data Input
VM
VM
0V
0V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PULSE DURATION
VI
VM
Input
VM
0V
VOH
VM
Output
VM
VOL
VM
tPLZ
VLOAD/2
VM
tPZH
VOH
Output
VM
0V
Output
Waveform 1
S1 at VLOAD
(see Note B)
tPLH
tPHL
VM
tPZL
tPHL
tPLH
VI
Output
Control
VM
VOL
Output
Waveform 2
S1 at GND
(see Note B)
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
VOL + V∆
VOL
tPHZ
VM
VOH − V∆
VOH
≈0 V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω.
D. The outputs are measured one at a time, with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.
H. All parameters and waveforms are not applicable to all devices.
Figure 4. Load Circuit and Voltage Waveforms
10
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: SN74LVC1G34
SN74LVC1G34
www.ti.com
SCES519M – DECEMBER 2003 – REVISED APRIL 2016
9 Detailed Description
9.1 Overview
The SN74LVC1G34 device contains one buffer gate device and performs the Boolean function Y = A. This
device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
The DPW package technology is a major breakthrough in IC packaging. Its tiny 0.64 mm square footprint saves
significant board space over other package options while still retaining the traditional manufacturing friendly lead
pitch of 0.5 mm.
9.2 Functional Block Diagram
A
Y
9.3 Feature Description
•
•
•
•
Wide operating voltage range.
– Operates from 1.65 V to 5.5 V.
Allows down voltage translation.
Inputs accept voltages to 5.5 V.
Ioff feature allows voltages on the inputs and outputs when VCC is 0 V.
9.4 Device Functional Modes
Function Table
INPUT
A
OUTPUT
Y
H
H
L
L
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: SN74LVC1G34
11
SN74LVC1G34
SCES519M – DECEMBER 2003 – REVISED APRIL 2016
www.ti.com
10 Application and Implementation
10.1 Application Information
The SN74LVC1G34 is a high drive CMOS device that can be used as a buffer with a high output drive, such as
an LED application. It can produce 24 mA of drive current at 3.3 V making it ideal for driving multiple outputs and
good for high speed applications up to 100 MHz. The inputs are 5.5 V tolerant allowing it to translate down to
VCC.
10.2 Typical Application
Basic LED Driver
Buffer Function
VCC
VCC
uC or Logic
uC or Logic
LVC1G34
uC or Logic
LVC1G34
10.2.1 Design Requirements
This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus
contention because it can drive currents that would exceed maximum limits. The high drive will also create fast
edges into light loads so routing and load conditions should be considered to prevent ringing.
10.2.2 Detailed Design Procedure
1. Recommended Input Conditions
– Rise time and fall time specs. See (Δt/ΔV) in the Recommended Operating Conditions table.
– Specified high and low levels. See (VIH and VIL) in the Recommended Operating Conditions table.
– Inputs are overvoltage tolerant allowing them to go as high as (VI max) in the Recommended Operating
Conditions table at any valid VCC.
2. Recommend Output Conditions
– Load currents should not exceed (IO max) per output and should not exceed (Continuous current through
VCC or GND) total current for the part. These limits are located in the Absolute Max Ratings table.
– Outputs should not be pulled above VCC.
12
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: SN74LVC1G34
SN74LVC1G34
www.ti.com
SCES519M – DECEMBER 2003 – REVISED APRIL 2016
Typical Application (continued)
10.2.3 Application Curves
10
Icc
Icc
Icc
Icc
9
8
1.8V
2.5V
3.3V
5V
Icc - mA
7
6
5
4
3
2
1
0
0
20
40
Frequency - MHz
60
80
D003
Figure 5. Icc vs Frequency
11 Power Supply Recommendations
The power supply can be any voltage between the min and max supply voltage rating located in the
Recommended Operating Conditions table.
Each Vcc pin should have a good bypass capacitor to prevent power disturbance. For devices with a single
supply a 0.1-μF capacitor is recommended and if there are multiple Vcc pins then a 0.01-μF or 0.022-μF
capacitor is recommended for each power pin. It is ok to parallel multiple bypass caps to reject different
frequencies of noise. 0.1-μF and 1-μF capacitors are commonly used in parallel. The bypass capacitor should be
installed as close to the power pin as possible for best results.
12 Layout
12.1 Layout Guidelines
When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions
of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only
3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages
at the outside connections result in undefined operational states. Specified below are the rules that must be
observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low
bias to prevent them from floating. The logic level that should be applied to any particular unused input depends
on the function of the device. Generally they will be tied to Gnd or Vcc whichever make more sense or is more
convenient.
12.2 Layout Example
VCC
Unused Input
Input
Output
Unused Input
Output
Input
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: SN74LVC1G34
13
SN74LVC1G34
SCES519M – DECEMBER 2003 – REVISED APRIL 2016
www.ti.com
13 Device and Documentation Support
13.1 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
13.2 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
13.3 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
13.4 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
14 Mechanical, Packaging, and Orderable Information
The following pages include mechanical packaging and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
14
Submit Documentation Feedback
Copyright © 2003–2016, Texas Instruments Incorporated
Product Folder Links: SN74LVC1G34
PACKAGE OPTION ADDENDUM
www.ti.com
8-Jun-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
SN74LVC1G34DBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU | SN
Level-1-260C-UNLIM
-40 to 125
(C345, C34F, C34J,
C34K, C34R)
(C34H, C34P, C34S)
SN74LVC1G34DBVRE4
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
C345
C34S
Samples
SN74LVC1G34DBVRG4
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
C345
C34S
Samples
SN74LVC1G34DBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU | SN
Level-1-260C-UNLIM
-40 to 125
(C345, C34J, C34K,
C34R)
(C34H, C34S)
SN74LVC1G34DBVTE4
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
C345
C34S
Samples
SN74LVC1G34DBVTG4
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
C345
C34S
Samples
SN74LVC1G34DCKR
ACTIVE
SC70
DCK
5
3000
RoHS & Green
NIPDAU | SN
Level-1-260C-UNLIM
-40 to 125
(C95, C9F, C9J, C9
K, C9R)
(C9H, C9P, C9S)
SN74LVC1G34DCKRE4
ACTIVE
SC70
DCK
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
C95
C9S
Samples
SN74LVC1G34DCKRG4
ACTIVE
SC70
DCK
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
C95
C9S
Samples
SN74LVC1G34DCKT
ACTIVE
SC70
DCK
5
250
RoHS & Green
NIPDAU | SN
Level-1-260C-UNLIM
-40 to 125
(C95, C9J, C9K, C9
R)
(C9H, C9S)
SN74LVC1G34DCKTG4
ACTIVE
SC70
DCK
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
C95
C9S
Samples
SN74LVC1G34DPWR
ACTIVE
X2SON
DPW
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
P4
Samples
SN74LVC1G34DRLR
ACTIVE
SOT-5X3
DRL
5
4000
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
(C97, C9R)
Samples
SN74LVC1G34DRYR
ACTIVE
SON
DRY
6
5000
RoHS & Green NIPDAU | NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
C9
Samples
SN74LVC1G34DSFR
ACTIVE
SON
DSF
6
5000
RoHS & Green NIPDAU | NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
C9
Samples
Addendum-Page 1
Samples
Samples
Samples
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
Orderable Device
8-Jun-2022
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
SN74LVC1G34YFPR
ACTIVE
DSBGA
YFP
4
3000
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
C9
N
Samples
SN74LVC1G34YZPR
ACTIVE
DSBGA
YZP
5
3000
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
C9N
Samples
SN74LVC1G34YZVR
ACTIVE
DSBGA
YZV
4
3000
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
C9
N
Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
