Product
Folder
Sample &
Buy
Technical
Documents
Support &
Community
Tools &
Software
SN74LVC827A
SCAS306K – MARCH 1993 – REVISED DECEMBER 2014
SN74LVC827A 10-Bit Buffer/Driver With 3-State Outputs
1 Features
2 Applications
•
•
•
•
•
•
•
•
•
•
1
•
•
•
•
•
Operates From 1.65 V to 3.6 V
Inputs Accept Voltages to 5.5 V
Max tpd of 6.7 ns at 3.3 V
Typical VOLP (Output Ground Bounce)
< 0.8 V at VCC = 3.3 V, TA = 25°C
Typical VOHV (Output VOH Undershoot)
> 2 V at VCC = 3.3 V, TA = 25°C
Supports Mixed-Mode Signal Operation on
All Ports (5-V Input/Output Voltage With
3.3-V VCC)
Ioff Supports Live Insertion, Partial-Power-Down
Mode, and Back-Drive Protection
Latch-Up Performance Exceeds 250 mA Per
JESD 17
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model
– 200-V Machine Model
– 1000-V Charged-Device Model
LED Displays
Network Switches
Telecom Infrastructure
Servers
Motor Drivers
I/O Expanders
3 Description/Ordering Information
The SN74LVC827A device is a 10-bit buffer/bus
driver is designed for 1.65-V to 3.6-V VCC operation.
Device Information(1)
PART NUMBER
SN74LVC827A
PACKAGE
BODY SIZE (NOM)
TVSOP (24)
5.00 mm × 4.40 mm
SOIC (24)
15.40 mm × 7.50 mm
SSOP (24)
8.20 mm × 5.30 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
4 Simplified Schematic
OE1
OE2
A1
Y1
To Nine Other Channels
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
SN74LVC827A
SCAS306K – MARCH 1993 – REVISED DECEMBER 2014
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
Features ..................................................................
Applications ...........................................................
Description/Ordering Information ........................
Simplified Schematic.............................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
1
2
3
4
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
7.9
4
4
5
5
6
6
6
7
7
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Switching Characteristics, –40°C to 85°C.................
Switching Characteristics, –40°C to 125°C...............
Operating Characteristics..........................................
Typical Characteristics ..............................................
Parameter Measurement Information .................. 8
9
Detailed Description .............................................. 9
9.1
9.2
9.3
9.4
Overview ...................................................................
Functional Block Diagram .........................................
Feature Description...................................................
Device Functional Modes..........................................
9
9
9
9
10 Application and Implementation........................ 10
10.1 Application Information.......................................... 10
10.2 Typical Application ............................................... 10
11 Power Supply Recommendations ..................... 11
12 Layout................................................................... 12
12.1 Layout Guidelines ................................................. 12
12.2 Layout Example .................................................... 12
13 Device and Documentation Support ................. 12
13.1 Trademarks ........................................................... 12
13.2 Electrostatic Discharge Caution ............................ 12
13.3 Glossary ................................................................ 12
14 Mechanical, Packaging, and Orderable
Information ........................................................... 12
5 Revision History
Changes from Revision J (February 2005) to Revision K
Page
•
Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table,
Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section. ................................................................................................. 1
•
Deleted Ordering Information table. ....................................................................................................................................... 1
•
Changed Ioff bullet in Features................................................................................................................................................ 1
•
Changed MAX operating temperature to 125°C in the Recommended Operating Conditions table. ................................... 5
•
Added –40°C to 125°C temperature range to Electrical Characteristics table. ...................................................................... 6
•
Changed tsk(o) in Switching Characteristics, –40°C to 85°C table. ......................................................................................... 6
•
Added Switching Characteristics, –40°C to 125°C table. ....................................................................................................... 6
2
Submit Documentation Feedback
Copyright © 1993–2014, Texas Instruments Incorporated
Product Folder Links: SN74LVC827A
SN74LVC827A
www.ti.com
SCAS306K – MARCH 1993 – REVISED DECEMBER 2014
6 Pin Configuration and Functions
DB, DGV, DW, OR PW PACKAGE
(TOP VIEW)
OE1
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
GND
1
24
2
23
3
22
4
21
5
20
6
19
7
18
8
17
9
16
10
15
11
14
12
13
VCC
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y8
Y9
Y10
OE2
Pin Functions
PIN
NO.
NAME
TYPE
DESCRIPTION
1
OE1
I
Output Enable 1
2
A1
I
A1 Input
3
A2
I
A2 Input
4
A3
I
A3 Input
5
A4
I
A4 Input
6
A5
I
A5 Input
7
A6
I
A6 Input
8
A7
I
A7 Input
9
A8
I
A8 Input
10
A9
I
A9 Input
A10 Input
11
A10
I
12
GND
—
13
OE2
I
Output Enable 2
14
Y10
O
Y10 Output
15
Y9
O
Y9 Output
16
Y8
O
Y8 Output
17
Y7
O
Y7 Output
18
Y6
O
Y6 Output
19
Y5
O
Y5 Output
20
Y4
O
Y4 Output
21
Y3
O
Y3 Output
22
Y2
O
Y2 Output
23
Y1
O
Y1 Output
24
VCC
—
Power Pin
Ground Pin
Submit Documentation Feedback
Copyright © 1993–2014, Texas Instruments Incorporated
Product Folder Links: SN74LVC827A
3
SN74LVC827A
SCAS306K – MARCH 1993 – REVISED DECEMBER 2014
www.ti.com
7 Specifications
7.1 Absolute Maximum Ratings (1)
over operating free-air temperature range (unless otherwise noted)
VCC
MIN
MAX
Supply voltage range
–0.5
6.5
UNIT
V
(2)
VI
Input voltage range
–0.5
6.5
V
VO
Voltage range, applied to any output in the high-impedance or power-off state (2)
–0.5
6.5
V
VO
Voltage range, applied to any output in the high or low state (2) (3)
–0.5
VCC + 0.5
V
IIK
Input clamp current
VI < 0
–50
mA
IOK
Output clamp current
VO < 0
–50
mA
IO
Continuous output current
±50
mA
±100
mA
150
°C
Continuous current through VCC or GND
Tstg
(1)
(2)
(3)
Storage temperature range
–65
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
The value of VCC is provided in the Recommended Operating Conditions table.
7.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
4
Electrostatic discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)
2000
Charged device model (CDM), per JEDEC specification JESD22-C101,
all pins (2)
1000
Machine Model (MM)
200
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
Submit Documentation Feedback
Copyright © 1993–2014, Texas Instruments Incorporated
Product Folder Links: SN74LVC827A
SN74LVC827A
www.ti.com
SCAS306K – MARCH 1993 – REVISED DECEMBER 2014
7.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted) (1)
VCC
Supply voltage
VIH
High-level input voltage
Operating
Data retention only
MIN
MAX
1.65
3.6
0.65 × VCC
VCC = 2.3 V to 2.7 V
1.7
VCC = 2.7 V to 3.6 V
2
VCC = 1.65 V to 1.95 V
Low-level input voltage
VI
Input voltage
V
0.35 × VCC
VCC = 2.3 V to 2.7 V
0.7
VCC = 2.7 V to 3.6 V
VO
Output voltage
High-level output current
IOL
Low-level output current
Δt/Δv
Input transition rise or fall rate
TA
Operating free-air temperature
(1)
V
0.8
0
5.5
High or low state
0
VCC
3-state
0
5.5
VCC = 1.65 V
IOH
V
1.5
VCC = 1.65 V to 1.95 V
VIL
UNIT
V
V
–4
VCC = 2.3 V
–8
VCC = 2.7 V
–12
VCC = 3 V
–24
VCC = 1.65 V
4
VCC = 2.3 V
8
VCC = 2.7 V
12
VCC = 3 V
24
–40
mA
mA
10
ns/V
125
°C
All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs (SCBA004).
7.4 Thermal Information
SN74LVC827A
THERMAL METRIC (1)
DB
DGV
DW
PW
UNIT
24 PINS
RθJA
Junction-to-ambient thermal resistance
75.5
89.4
65.1
88.9
RθJC(top)
Junction-to-case (top) thermal resistance
36.9
22.1
33.3
20.7
RθJB
Junction-to-board thermal resistance
33.1
42.8
34.7
43.4
ψJT
Junction-to-top characterization parameter
7.6
0.5
9.4
0.5
ψJB
Junction-to-board characterization parameter
32.7
42.4
34.3
42.9
RθJC(bot)
Junction-to-case (bottom) thermal resistance
—
—
—
—
(1)
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).
Submit Documentation Feedback
Copyright © 1993–2014, Texas Instruments Incorporated
Product Folder Links: SN74LVC827A
5
SN74LVC827A
SCAS306K – MARCH 1993 – REVISED DECEMBER 2014
www.ti.com
7.5 Electrical Characteristics
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
(1)
–40°C to 125°C
MAX
TYP (1)
MIN
VCC – 0.2
VCC – 0.2
MAX
IOH = –4 mA
1.65 V
1.2
1.2
IOH = –8 mA
2.3 V
1.7
1.7
2.7 V
2.2
2.2
3V
2.4
2.4
IOH = –24 mA
3V
2.2
2.2
IOL = 100 μA
1.65 V to
3.6 V
0.2
0.2
IOL = 4 mA
1.65 V
0.45
0.45
IOL = 8 mA
2.3 V
0.7
0.7
IOL = 12 mA
2.7 V
0.4
0.4
IOL = 24 mA
3V
0.55
0.60
IOH = –12 mA
VOL
MIN TYP
1.65 V to
3.6 V
IOH = –100 μA
VOH
–40°C to 85°C
VCC
UNIT
V
V
II
VI = 0 to 5.5 V
3.6 V
±5
±5
μA
Ioff
VI or VO = 5.5 V
0
±10
±10
μA
IOZ
VO = 0 to 5.5 V
3.6 V
±10
±10
μA
10
10
VI = VCC or GND
ICC
3.6 V ≤ VI ≤ 5.5 V (2)
Control
inputs
Data
inputs
Co
(1)
(2)
3.6 V
One input at VCC – 0.6 V,
Other inputs at VCC or GND
ΔICC
Ci
IO = 0
10
2.7 V to
3.6 V
500
500
μA
μA
5
VI = VCC or GND
3.3 V
pF
4
VO = VCC or GND
3.3 V
7
pF
All typical values are at VCC = 3.3 V, TA = 25°C.
This applies in the disabled state only.
7.6 Switching Characteristics, –40°C to 85°C
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
VCC = 1.8 V
± 0.15 V
VCC = 2.5 V
± 0.2 V
FROM
(INPUT)
TO
(OUTPUT)
tpd
A
Y
5.5
ten
OE
Y
9.6
tdis
OE
Y
PARAMETER
MIN
MAX
MAX
MIN
UNIT
MAX
MIN
MAX
5.7
7.1
1
6.7
ns
8.9
8.5
1
7.3
ns
8.4
7.9
7.3
1.8
6.7
ns
1
1
1
1
ns
tsk(o)
MIN
VCC = 3.3 V
± 0.3 V
VCC = 2.7 V
7.7 Switching Characteristics, –40°C to 125°C
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
VCC = 2.5 V
± 0.2 V
TO
(OUTPUT)
tpd
A
Y
5.8
ten
OE
Y
tdis
OE
Y
tsk(o)
6
VCC = 1.8 V
± 0.15 V
FROM
(INPUT)
PARAMETER
MIN
MAX
MIN
VCC = 3.3 V
± 0.3 V
VCC = 2.7 V
MIN
UNIT
MAX
MIN
MAX
6.2
8.3
1
7.9
ns
9.9
9.8
9.7
1
8.5
ns
8.6
8.55
8.5
1.8
7.9
ns
1
1
1
1.5
ns
Submit Documentation Feedback
MAX
Copyright © 1993–2014, Texas Instruments Incorporated
Product Folder Links: SN74LVC827A
SN74LVC827A
www.ti.com
SCAS306K – MARCH 1993 – REVISED DECEMBER 2014
7.8 Operating Characteristics
TA = 25°C
TEST
CONDITIONS
PARAMETER
Power dissipation capacitance
per buffer/driver
Cpd
Outputs enabled
Outputs disabled
VCC = 1.8 V
VCC = 2.5 V
VCC = 3.3 V
TYP
TYP
TYP
20
22
24
3
4
5
f = 10 MHz
UNIT
pF
7.9 Typical Characteristics
6
8
7
5
6
TPD (ns)
TPD (ns)
4
3
5
4
3
2
2
1
1
TPD in ns
0
-100
TPD in ns
0
-50
0
50
Temperature (qC)
100
150
0
D001
Figure 1. TPD vs Temperature
1
2
VCC (V)
3
Product Folder Links: SN74LVC827A
D002
Figure 2. TPD vs VCC
Submit Documentation Feedback
Copyright © 1993–2014, Texas Instruments Incorporated
4
7
SN74LVC827A
SCAS306K – MARCH 1993 – REVISED DECEMBER 2014
www.ti.com
8 Parameter Measurement Information
VLOAD
S1
RL
From Output
Under Test
CL
(see Note A)
Open
GND
RL
TEST
S1
tPLH/tPHL
tPLZ/tPZL
tPHZ/tPZH
Open
VLOAD
GND
LOAD CIRCUIT
INPUTS
VCC
1.8 V ± 0.15 V
2.5 V ± 0.2 V
2.7 V
3.3 V ± 0.3 V
VI
tr/tf
VCC
VCC
2.7 V
2.7 V
≤2 ns
≤2 ns
≤2.5 ns
≤2.5 ns
VM
VLOAD
CL
RL
V∆
VCC/2
VCC/2
1.5 V
1.5 V
2 × VCC
2 × VCC
6V
6V
30 pF
30 pF
50 pF
50 pF
1 kΩ
500 Ω
500 Ω
500 Ω
0.15 V
0.15 V
0.3 V
0.3 V
VI
Timing Input
VM
0V
tw
tsu
VI
Input
VM
VM
th
VI
Data Input
VM
VM
0V
0V
VOLTAGE WAVEFORMS
PULSE DURATION
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VI
VM
Input
VM
0V
VOH
VM
Output
VM
VOL
VM
tPLZ
VLOAD/2
VM
tPZH
VOH
Output
VM
0V
Output
Waveform 1
S1 at VLOAD
(see Note B)
tPLH
tPHL
VM
tPZL
tPHL
tPLH
VI
Output
Control
VM
VOL
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
Output
Waveform 2
S1 at GND
(see Note B)
VOL + V∆
VOL
tPHZ
VM
VOH − V∆
VOH
≈0 V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz, ZO = 50 Ω.
D. The outputs are measured one at a time, with one transition per measurement.
E. t PLZ and t PHZ are the same as t dis.
F. t PZL and t PZH are the same as t en.
G. t PLH and t PHL are the same as t pd.
H. All parameters and waveforms are not applicable to all devices.
Figure 3. Load Circuit And Voltage Waveforms
8
Submit Documentation Feedback
Copyright © 1993–2014, Texas Instruments Incorporated
Product Folder Links: SN74LVC827A
SN74LVC827A
www.ti.com
SCAS306K – MARCH 1993 – REVISED DECEMBER 2014
9 Detailed Description
9.1 Overview
This 10-bit buffer/bus driver is designed for 1.65-V to 3.6-V VCC operation.
The SN74LVC827A provides a high-performance bus interface for wide data paths or buses carrying parity.
The 3-state control gate is a 2-input AND gate with active-low inputs so that, if either output-enable (OE1 or OE2)
input is high, all ten outputs are in the high-impedance state. The SN74LVC827A provides true data at its
outputs.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in
a mixed 3.3-V/5-V system environment.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
9.2 Functional Block Diagram
OE1
OE2
A1
Y1
To Nine Other Channels
9.3 Feature Description
•
•
•
Wide operating voltage range
– Operates from 1.65 V to 3.6 V
Allows down voltage translation
– Inputs accept voltages to 5.5 V
Ioff feature
– Allows voltages on the inputs and outputs when VCC is 0 V
9.4 Device Functional Modes
Table 1. Function Table
INPUTS
A
OUTPUT
Y
OE1
OE2
L
L
L
L
L
L
H
H
H
X
X
Z
X
H
X
Z
Submit Documentation Feedback
Copyright © 1993–2014, Texas Instruments Incorporated
Product Folder Links: SN74LVC827A
9
SN74LVC827A
SCAS306K – MARCH 1993 – REVISED DECEMBER 2014
www.ti.com
10 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
10.1 Application Information
The SN74LVC827A is a high-drive CMOS device that can be used for a multitude of bus interface type
applications where the data needs to be retained. It can produce 24 mA of drive current at 3.3 V, thus making
this device ideal for driving multiple outputs and for high-speed applications up to 150 MHz. The inputs are 5.5-V
tolerant, allowing the device to translate down to VCC.
10.2 Typical Application
Regulated 3.3 V
OE
A1
VCC
Y1
µC
System Logic
µC or
A10
LEDs
Y10
System Logic
GND
Figure 4. Typical Application Schematic
10.2.1 Design Requirements
This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus
contention because it can drive currents that would exceed maximum limits. The high drive will also create fast
edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.
10.2.2 Detailed Design Procedure
1. Recommended Input Conditions:
– For rise time and fall time specifcations, see Δt/ΔV in the Recommended Operating Conditions table.
– For specified high and low levels, see VIH and VIL in the Recommended Operating Conditions table.
– Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid VCC.
2. Recommend Output Conditions:
– Load currents should not exceed 50 mA per output and 100 mA total for the part.
– Outputs should not be pulled above VCC.
10
Submit Documentation Feedback
Copyright © 1993–2014, Texas Instruments Incorporated
Product Folder Links: SN74LVC827A
SN74LVC827A
www.ti.com
SCAS306K – MARCH 1993 – REVISED DECEMBER 2014
Typical Application (continued)
10.2.3 Application Curves
275
250
225
200
ICC (A)
175
150
125
100
75
50
VCC 1.8 V
VCC 2.5 V
VCC 3.3 V
25
0
0
5
10
15
20
25
30
Frequency (MHz)
35
40
45
50
D003
Figure 5. ICC vs Frequency
11 Power Supply Recommendations
The power supply can be any voltage between the Min and Max supply voltage rating located in the
Recommended Operating Conditions table.
Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single
supply, 0.1 μF is recommended and if there are multiple VCC pins then 0.01 μF or 0.022 μF is recommended for
each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μF
and 1 μF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as
possible for best results.
Submit Documentation Feedback
Copyright © 1993–2014, Texas Instruments Incorporated
Product Folder Links: SN74LVC827A
11
SN74LVC827A
SCAS306K – MARCH 1993 – REVISED DECEMBER 2014
www.ti.com
12 Layout
12.1 Layout Guidelines
When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of
digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used,
or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the
undefined voltages at the outside connections result in undefined operational states.
Specified in Recommended Operating Conditions are rules that must be observed under all circumstances. All
unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The
logic level that should be applied to any particular unused input depends on the function of the device. Generally
they will be tied to GND or VCC, whichever makes more sense or is more convenient. It is acceptable to float
outputs unless the part is a transceiver.
12.2 Layout Example
Vcc
Input
Unused Input
Output
Unused Input
Output
Input
Figure 6. Layout Diagram
13 Device and Documentation Support
13.1 Trademarks
All trademarks are the property of their respective owners.
13.2 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
13.3 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
14 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
12
Submit Documentation Feedback
Copyright © 1993–2014, Texas Instruments Incorporated
Product Folder Links: SN74LVC827A
PACKAGE OPTION ADDENDUM
www.ti.com
14-Oct-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
SN74LVC827ADBR
ACTIVE
SSOP
DB
24
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
LC827A
Samples
SN74LVC827ADGVR
ACTIVE
TVSOP
DGV
24
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
LC827A
Samples
SN74LVC827ADW
ACTIVE
SOIC
DW
24
25
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
LVC827A
Samples
SN74LVC827ADWR
ACTIVE
SOIC
DW
24
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
LVC827A
Samples
SN74LVC827APW
ACTIVE
TSSOP
PW
24
60
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
LC827A
Samples
SN74LVC827APWR
ACTIVE
TSSOP
PW
24
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
LC827A
Samples
SN74LVC827APWT
ACTIVE
TSSOP
PW
24
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
LC827A
Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
