0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
TLV2376IDGKT

TLV2376IDGKT

  • 厂商:

    BURR-BROWN(德州仪器)

  • 封装:

    VSSOP8_3X3MM

  • 描述:

    放大器 2 电路 差分 VSSOP8

  • 数据手册
  • 价格&库存
TLV2376IDGKT 数据手册
Sample & Buy Product Folder Support & Community Tools & Software Technical Documents TLV376, TLV2376, TLV4376 SBOS755 – OCTOBER 2016 TLVx376 Low Offset and Drift, Low-Noise, Precision Operational Amplifiers for Cost-Sensitive Systems 1 Features 3 Description • • • • The TLVx376 family represents a new generation of low-noise operational amplifiers with e-trim™, offering both excellent dc precision and ac performance. Railto-rail input and output, low offset (125 μV, maximum), low noise (8 nV/√Hz), a quiescent current of 1.2 mA (maximum), and a 5.5-MHz bandwidth with a fast slew rate of 2 V/μs make this family of devices very attractive for a variety of precision and portable applications. In addition, these devices have a reasonably wide supply range with excellent PSRR, making the family ideal for applications that run directly from batteries without regulation. 1 • • • • • Low Noise: 8 nV/√Hz at 1 kHz 0.1-Hz to 10-Hz Noise: 1.6 μVPP Quiescent Current: 815 μA (typical) Low Offset Voltage (typical): – Single and Dual Versions: 40 μV – Quad Version: 50 μV Gain Bandwidth Product: 5.5 MHz Rail-to-Rail Input and Output Single-Supply Operation Supply Voltage: 2.2 V to 5.5 V Industry-Standard Packages: – SOT-23, SOIC, VSSOP, TSSOP The TLV376 (single version) is available in SOT-23-5 and SOIC-8 packages. The TLV2376 (dual) is offered in VSSOP-8 and SOIC-8 packages. The TLV4376 (quad) is offered in a TSSOP-14 package. All versions are specified for operation from –40°C to +125°C. 2 Applications • • • • • • Solar Inverters Medical Instrumentation ADC Buffers Handheld Test Equipment Active Filtering Sensor Conditioning Device Information(1) PART NUMBER TLV376 TLV2376 TLV4376 PACKAGE BODY SIZE (NOM) SOIC (8) 4.90 mm × 3.91 mm SOT-23 (5) 2.90 mm × 1.60 mm SOIC (8) 4.90 mm × 3.91 mm VSSOP (8) 3.00 mm × 3.00 mm PW (14) 5.00 mm × 4.40 mm (1) For all available packages, see the package option addendum at the end of the data sheet. OFFSET VOLTAGE PRODUCTION DISTRIBUTION INPUT VOLTAGE NOISE SPECTRAL DENSITY Population Voltage Noise (nV/ÖHz) 100 10 1 10 100 1k Frequency (Hz) 10k 100k -25 -22.5 -20 -17.5 -15 -12.5 -10 -7.5 -5 -2.5 0 2.5 5 7.5 10 12.5 15 17.5 20 22.5 25 1 Offset Voltage (mV) 1 An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA. TLV376, TLV2376, TLV4376 SBOS755 – OCTOBER 2016 www.ti.com Table of Contents 1 2 3 4 5 6 7 Features .................................................................. Applications ........................................................... Description ............................................................. Revision History..................................................... Pin Configuration and Functions ......................... Specifications......................................................... 1 1 1 2 3 5 6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 5 5 5 6 6 6 7 8 Absolute Maximum Ratings ...................................... ESD Ratings.............................................................. Recommended Operating Conditions....................... Thermal Information: TLV376 ................................... Thermal Information: TLV2376 ................................. Thermal Information: TLV4376 ................................. Electrical Characteristics.......................................... Typical Characteristics .............................................. 7.4 Device Functional Modes........................................ 14 8 Application and Implementation ........................ 15 8.1 Application Information............................................ 15 8.2 Typical Application ................................................. 18 9 Power Supply Recommendations...................... 19 10 Layout................................................................... 19 10.1 Layout Guidelines ................................................. 19 10.2 Layout Example .................................................... 20 11 Device and Documentation Support ................. 21 11.1 11.2 11.3 11.4 11.5 11.6 11.7 11.8 Detailed Description ............................................ 12 7.1 Overview ................................................................. 12 7.2 Functional Block Diagram ....................................... 12 7.3 Feature Description................................................. 12 Device Support .................................................... Documentation Support ........................................ Related Links ........................................................ Receiving Notification of Documentation Updates Community Resources.......................................... Trademarks ........................................................... Electrostatic Discharge Caution ............................ Glossary ................................................................ 21 21 22 22 22 22 22 22 12 Mechanical, Packaging, and Orderable Information ........................................................... 22 4 Revision History 2 DATE REVISION NOTES October 2016 * Initial release. Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 TLV376, TLV2376, TLV4376 www.ti.com SBOS755 – OCTOBER 2016 5 Pin Configuration and Functions TLV376: DBV Package 5-Pin SOT23 Top View OUT 1 V- 2 +IN 3 TLV376: D Package 8-Pin SOIC Top View V+ 5 4 -IN NC 1 -IN 2 +IN V- 8 NC 7 V+ 3 6 OUT 4 5 NC + Pin Functions: TLV376 PIN NAME –IN DBV D 4 2 I/O DESCRIPTION I Negative input signal Positive input signal +IN 3 3 I NC — 1, 5, 8 — No connection OUT 1 6 O Output signal V– 2 4 — Negative supply voltage V+ 5 7 — Positive supply voltage TLV2376: D and DGK Packages 8-Pin SOIC and 8-Pin VSSOP Top View OUT A 1 8 V+ -IN A 2 7 OUT B +IN A 3 6 -IN B V- 4 5 +IN B Pin Functions: TLV2376 PIN NAME D, DGK I/O DESCRIPTION –IN A 2 I Inverting input, channel A –IN B 6 I Inverting input, channel B +IN A 3 I Noninverting input, channel A +IN B 5 I Noninverting input, channel B OUT A 1 O Output, channel A OUT B 7 O Output, channel B V– 4 — Negative supply voltage V+ 8 — Positive supply voltage Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 3 TLV376, TLV2376, TLV4376 SBOS755 – OCTOBER 2016 www.ti.com TLV4376: PW Package 14-Pin TSSOP Top View OUT A 1 14 OUT D -IN A 2 13 -IN D +IN A 3 12 +IN D V+ 4 11 V- +IN B 5 10 +IN C -IN B 6 9 -IN C OUT B 7 8 OUT C Pin Functions: TLV4376 PIN NAME PW I/O DESCRIPTION –IN A 2 O Inverting input, channel A –IN B 6 O Inverting input, channel B –IN C 9 O Inverting input, channel C –IN D 13 O Inverting input, channel D +IN A 3 I Noninverting input, channel A +IN B 5 I Noninverting input, channel B +IN C 10 I Noninverting input, channel C +IN D 12 I Noninverting input, channel D OUT A 1 O Output, channel A OUT B 7 O Output, channel B OUT C 8 O Output, channel C OUT D 14 O Output, channel D V– 11 — Negative supply voltage V+ 4 — Positive supply voltage 4 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 TLV376, TLV2376, TLV4376 www.ti.com SBOS755 – OCTOBER 2016 6 Specifications 6.1 Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted) (1) MIN Voltage Signal input pin (2) Signal input pin (2) Current (V+) + 0.5 V –10 10 mA –40 125 Junction, TJ 150 Storage, Tstg (3) V Continuous Specified, TA (2) UNIT 7 (V–) – 0.5 Output short-circuit (3) Temperature (1) MAX Supply, VS = (V+) – (V–) –65 °C 150 Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less. Short-circuit to ground, one amplifier per package. 6.2 ESD Ratings VALUE V(ESD) (1) (2) Electrostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) ±4000 Charged device model (CDM), per JEDEC specification JESD22-C101 (2) ±1000 UNIT V JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. 6.3 Recommended Operating Conditions over operating free-air temperature range (unless otherwise noted) MIN Supply voltage, VS = (V+) – (V–) TA Specified temperature range Single supply Dual supply NOM MAX 2.2 5.5 ±1.1 ±2.75 –40 125 UNIT V °C Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 5 TLV376, TLV2376, TLV4376 SBOS755 – OCTOBER 2016 www.ti.com 6.4 Thermal Information: TLV376 TLV376 THERMAL METRIC (1) D (SOIC) DBV (SOT-23) 8 PINS 5 PINS UNIT RθJA Junction-to-ambient thermal resistance 100.1 273.8 °C/W RθJC(top) Junction-to-case (top) thermal resistance 42.4 126.8 °C/W RθJB Junction-to-board thermal resistance 41.0 85.9 °C/W ψJT Junction-to-top characterization parameter 4.8 10.9 °C/W ψJB Junction-to-board characterization parameter 40.3 84.9 °C/W RθJC(bot) Junction-to-case (bottom) thermal resistance n/a n/a °C/W (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report. 6.5 Thermal Information: TLV2376 TLV2376 THERMAL METRIC (1) D (SOIC) DGK (VSSOP) 8 PINS 8 PINS UNIT RθJA Junction-to-ambient thermal resistance 111.1 171.2 °C/W RθJC(top) Junction-to-case (top) thermal resistance 54.7 63.9 °C/W RθJB Junction-to-board thermal resistance 51.7 92.8 °C/W ψJT Junction-to-top characterization parameter 10.5 9.2 °C/W ψJB Junction-to-board characterization parameter 51.2 91.2 °C/W RθJC(bot) Junction-to-case (bottom) thermal resistance n/a n/a °C/W (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report. 6.6 Thermal Information: TLV4376 TLV4376 THERMAL METRIC (1) PW (TSSOP) UNIT 14 PINS RθJA Junction-to-ambient thermal resistance 107.8 °C/W RθJC(top) Junction-to-case (top) thermal resistance 29.6 °C/W RθJB Junction-to-board thermal resistance 52.6 °C/W ψJT Junction-to-top characterization parameter 1.5 °C/W ψJB Junction-to-board characterization parameter 51.6 °C/W RθJC(bot) Junction-to-case (bottom) thermal resistance n/a °C/W (1) 6 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report. Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 TLV376, TLV2376, TLV4376 www.ti.com 6.7 SBOS755 – OCTOBER 2016 Electrical Characteristics at TA = 25°C, RL = 10 kΩ connected to VS / 2, VCM = VS / 2, and VOUT = VS / 2 (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX TLV376, TLV2376 40 100 TLV4376 50 125 UNIT OFFSET VOLTAGE VOS Input offset voltage dVOS/dT Offset voltage vs temperature TA = –40°C to +125°C PSRR Power-supply rejection ratio VS = 2.2 V to 5.5 V, VCM < (V+) – 1.3 V Channel separation, dc TLV2376, TLV4376 µV 1.0 84 μV/°C 110 dB 0.5 mV/V INPUT BIAS CURRENT IB Input bias current IOS Input offset current 0.3 TA = –40°C to +125°C pA See Typical Characteristics 0.2 pA NOISE Input voltage noise f = 0.1 Hz to 10 Hz 2.2 µVPP en Input voltage noise density f = 1 kHz 8.0 nV/√Hz in Input current noise f = 1 kHz 2 fA/√Hz INPUT VOLTAGE RANGE VCM Common-mode voltage range CMRR Common-mode rejection ratio (V–) – 0.1 (V–) < VCM < (V+) – 1.3 V 72 (V+) + 0.1 V 88 dB Differential 6.5 pF Common-mode 13 pF 126 dB 5.5 MHz 2 V/µs INPUT CAPACITANCE OPEN-LOOP GAIN AOL Open-loop voltage gain 100 mV < VO < (V+) – 100 mV, RL = 2 kΩ 100 FREQUENCY RESPONSE (CL = 100 pF, VS = 5.5 V) GBW Gain-bandwidth product SR Slew rate tS THD+N Settling time G=1 To 0.1%, 2-V step , G = 1 1.6 To 0.01%, 2-V step , G = 1 µs 2 Overload recovery time VIN × gain > VS Total harmonic distortion + noise VO = 1 VRMS, G = 1, f = 1 kHz, RL = 10 kΩ 0.33 Voltage output swing from rail RL = 10 kΩ 10 Sourcing 30 μs 0.0005% OUTPUT ISC Short-circuit current CLOAD Capacitive load drive RO Open-loop output impedance Sinking 20 mV mA –50 See Typical Characteristics Ω 150 POWER SUPPLY VS Specified voltage range 2.2 Operating voltage range IQ Quiescent current per amplifier 5.5 V 1200 μA 125 °C 2 to 5.5 IO = 0 mA, VS = 5.5 V, VCM < (V+) – 1.3 V 815 V TEMPERATURE Specified range –40 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 7 TLV376, TLV2376, TLV4376 SBOS755 – OCTOBER 2016 www.ti.com 6.8 Typical Characteristics 0 140 -20 120 120 -40 Gain 100 -60 Phase 80 -80 60 -100 40 -120 20 -140 0 -160 -20 0.1 1 10 100 1k 10k 100k 1M Common-Mode Rejection Ratio and Power-Supply Rejection Ratio (dB) 160 Phase Margin (°) Open-Loop Gain (dB) at TA = 25°C, VS = 5 V, RL = 10 kΩ connected to VS / 2, VCM = VS / 2, and VOUT = VS / 2 (unless otherwise noted) V(+) Power-Supply Rejection Ratio 100 80 Common-Mode Rejection Ratio 60 40 V(-) Power-Supply Rejection Ratio 20 -180 10M 0 10 100 1k Frequency (Hz) 10k 100k 1M 10M Frequency (Hz) Figure 2. Power-Supply and Common-Mode Rejection Ratio vs Frequency Figure 1. Open-Loop Gain and Phase vs Frequency Open-Loop Gain (RL = 2 kW) 140 120 500 nV/div Open-Loop Gain and PSRR (dB) 160 Power-Supply Rejection Ratio (VS = 2.1 V to 5.5 V) 100 80 -50 0 -25 25 50 75 100 125 1 s/div 150 Temperature (°C) Figure 3. Open-Loop Gain and Power-Supply Rejection Ratio vs Temperature 1 Total Harmonic Distortion + Noise (%) 100 Voltage Noise (nV/ÖHz) Figure 4. 0.1-Hz to 10-Hz Input Voltage Noise 10 1 0.1 0.01 Gain = 10 V/V 0.001 Gain = 1 V/V 0.0001 1 10 100 1k 10k 100k 10 100 Frequency (Hz) 1k 10k 100k Frequency (Hz) VS = 5 V, VCM = 2 V, VOUT = 1 VRMS Figure 5. Input Voltage Noise Spectral Density 8 Figure 6. Total Harmonic Distortion + Noise vs Frequency Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 TLV376, TLV2376, TLV4376 www.ti.com SBOS755 – OCTOBER 2016 Typical Characteristics (continued) at TA = 25°C, VS = 5 V, RL = 10 kΩ connected to VS / 2, VCM = VS / 2, and VOUT = VS / 2 (unless otherwise noted) 1000 100 900 Quiescent Current (mA) Common-Mode Rejection Ratio (dB) 110 90 80 70 800 700 600 60 50 500 -50 0 -25 25 50 75 100 125 150 -50 -25 0 25 50 75 100 125 Temperature (°C) Temperature (°C) Figure 7. Common-Mode Rejection Ratio vs Temperature Figure 8. Quiescent Current vs Temperature 1000 50 900 40 150 75 30 800 IQ 700 20 10 600 Short-Circuit Current (mA) ISC+ Short-Circuit Current (mA) Quiescent Current (mA) 50 ISC+ 25 0 -25 ISC- -50 -75 0 500 2 2.5 3 3.5 4 4.5 -100 5.5 5 -50 -25 0 Supply Voltage (V) 25 50 75 100 125 150 Temperature (°C) VS = ±2.75 V Figure 9. Quiescent and Short-Circuit Current vs Supply Voltage Figure 10. Short-Circuit Current vs Temperature 3 1000 2 800 Output Voltage (V) Input Bias Current (pA) 900 700 600 500 400 300 200 1 +150°C +125°C +25°C -40°C 0 -1 -2 100 0 -3 -50 -25 0 25 50 75 100 125 150 0 10 20 30 40 50 60 70 80 Output Current (mA) Temperature (°C) VS = ±2.75 V Figure 11. Input Bias Current vs Temperature Figure 12. Output Voltage vs Output Current Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 9 TLV376, TLV2376, TLV4376 SBOS755 – OCTOBER 2016 www.ti.com Typical Characteristics (continued) 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 2 -25 -22.5 -20 -17.5 -15 -12.5 -10 -7.5 -5 -2.5 0 2.5 5 7.5 10 12.5 15 17.5 20 22.5 25 Population Population at TA = 25°C, VS = 5 V, RL = 10 kΩ connected to VS / 2, VCM = VS / 2, and VOUT = VS / 2 (unless otherwise noted) ½Offset Voltage Drift½ (mV/°C) Offset Voltage (mV) Figure 14. Offset Voltage Drift Production Distribution Histogram (–40°C to 125°C) Figure 13. Offset Voltage Production Distribution Histogram Output Voltage (VPP) 5 50 VS = 5.5 V VS = 5 V Small-Signal Overshoot (%) 6 4 3 VS = 2.5 V 2 1 40 30 20 10 0 0 1k 10k 100k 1M 10M 10 100 Frequency (Hz) Figure 16. Small-Signal Overshoot vs Load Capacitance 1 V/div 50 mV/div Figure 15. Maximum Output Voltage vs Frequency Time (2 ms/div) Time (400 ns/div) G = +1 V/V, RL = 10 kΩ, CL = 50 pF Figure 17. Small-Signal Pulse Response 10 1k Load Capacitance (pF) G = +1 V/V, RL = 2 kΩ, CL = 50 pF Figure 18. Large-Signal Pulse Response Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 TLV376, TLV2376, TLV4376 www.ti.com SBOS755 – OCTOBER 2016 Typical Characteristics (continued) at TA = 25°C, VS = 5 V, RL = 10 kΩ connected to VS / 2, VCM = VS / 2, and VOUT = VS / 2 (unless otherwise noted) 140 100 Channel Separation (dB) Settling Time (ms) 120 10 0.01% 1 0.1% 100 80 60 40 20 0 0.1 1 10 10 100 100 10k 1k 100k 1M 10M 100M Closed-Loop Gain (V/V) Frequency (Hz) Figure 19. Settling Time vs Closed-Loop Gain Figure 20. Channel Separation vs Frequency Open-Loop Output Resistance (W) 1k 100 10 400-mA Load 2-mA Load 1 0.1 10 100 1k 10k 100k 1M 10M Frequency (Hz) Figure 21. Open-Loop Output Resistance vs Frequency Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 11 TLV376, TLV2376, TLV4376 SBOS755 – OCTOBER 2016 www.ti.com 7 Detailed Description 7.1 Overview The TLVx376 family belongs to a new generation of low-noise operational amplifiers with e-trim™, giving customers outstanding dc precision and ac performance. Low noise, rail-to-rail input and output, and low offset, drawing a low quiescent current, make these devices ideal for a variety of precision and portable applications. In addition, this family of devices have a wide supply range with excellent PSRR, making the TLVx376 a suitable option for applications that are battery-powered without regulation. 7.2 Functional Block Diagram V+ TLVx376 IN OUT +IN e-trimTM POR V Copyright © 2016, Texas Instruments Incorporated 7.3 Feature Description The TLVx376 family of precision amplifiers offers excellent dc performance as well as excellent ac performance. Operating from a single power supply, the TLVx376 is capable of driving large capacitive loads, has a wide input common-mode voltage range, and is well-suited to drive the inputs of successive-approximation register (SAR) analog-to-digital converters (ADCs) as well as 24-bit and higher resolution converters. All devices feature internal ESD protection. The TLVx376 family is offered in a variety of industry-standard packages for applications that require space savings. 7.3.1 Operating Voltage The TLVx376 family of amplifiers operate over a power-supply range of 2.2 V to 5.5 V (±1.1 V to ±2.75 V). Many of the specifications apply from –40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the Typical Characteristics section. 7.3.2 Capacitive Load and Stability The TLVx376 series of amplifiers can be used in applications where driving a capacitive load is required. As with all op amps, there can be specific instances where the TLVx376 can become unstable, leading to oscillation. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier is stable in operation or not. An op amp in the unity-gain (+1 V/V) buffer configuration and driving a capacitive load exhibits a greater tendency to be unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the op amp output resistance, creates a pole within the feedback loop that degrades the phase margin. The phase margin reduces when the capacitive loading increases. 12 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 TLV376, TLV2376, TLV4376 www.ti.com SBOS755 – OCTOBER 2016 Feature Description (continued) 7.3.3 Input Offset Voltage and Input Offset Voltage Drift The TLVx376 family of operational amplifiers is manufactured using TI's e-trim™ technology. Each amplifier is trimmed in production, thereby minimizing errors associated with input offset voltage and input offset voltage drift. The e-trim™ technology is a TI proprietary method of trimming internal device parameters during either wafer probing or final testing. The TLVx376 in a unity-gain configuration can directly drive up to 250 pF of pure capacitive load. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads; see Figure 16. In unity-gain configurations, capacitive load drive can be improved by inserting a small (10 Ω to 20 Ω) resistor, RS, in series with the output, as shown in Figure 22. This resistor significantly reduces ringing and maintains dc performance for purely capacitive loads. However, if there is a resistive load in parallel with the capacitive load, a voltage divider is created, introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio RS / RL, and is generally negligible at low output current levels. V+ RS VOUT TLV376 10W to 20W VIN RL CL Copyright © 2016, Texas Instruments Incorporated Figure 22. Improving Capacitive Load Drive 7.3.4 Common-Mode Voltage Range The input common-mode voltage range of the TLVx376 series extends 100 mV beyond the supply rails. The offset voltage of the amplifier is very low, from approximately (V–) to (V+) – 1 V, as shown in Figure 23. The offset voltage increases when common-mode voltage exceeds (V+) –1 V. Common-mode rejection is specified from (V–) to (V+) – 1.3 V. Input Offset Voltage (mV) 3 2 1 0 -1 -2 -V +V -3 -0.5 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 Input Common-Mode Voltage (V) Figure 23. Offset and Common-Mode Voltage Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 13 TLV376, TLV2376, TLV4376 SBOS755 – OCTOBER 2016 www.ti.com Feature Description (continued) Parameters that can vary across the common-mode voltage range are listed in Table 1. Table 1. Parameters With Variation Across the Common-Mode Voltage Range PARAMETER (V–) - 0.1 V < VCM < (V+) – 1.3 V (V+) – 1.3 V < VCM < (V+) + 0.1 V TYP TYP UNIT OFFSET VOLTAGE VOS Input offset voltage dVOS/dT Offset voltage vs temperature 40 2500 1 25 μV/°C 126 96 dB 88 43 dB 5.5 MHz μV OPEN LOOP GAIN AOL Open-loop voltage gain INPUT VOLTAGE RANGE CMRR Common-mode rejection ratio FREQUENCY RESPONSE GBW Gain-bandwidth product 5.5 PM Phase margin 72 72 Degrees SR Slew rate, G = 1 2 1.1 V/μs en Input voltage noise density, f = 1 kHz 8 135 nV/√Hz in Input current noise, f = 1 kHz 2 47 fA/√Hz NOISE 7.3.5 Input and ESD Protection The TLVx376 family incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the Absolute Maximum Ratings table. Figure 24 shows how a series input resistor can be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input. In noise-sensitive applications, the value of this resistor must be as low as possible. V+ IOVERLOAD 10mA max TLV376 VOUT VIN 5kW Copyright © 2016, Texas Instruments Incorporated Figure 24. Input Current Protection 7.4 Device Functional Modes The TLVx376 family has a single functional mode and is operational when the power-supply voltage is greater than 2.2 V (±1.1 V). The maximum power-supply voltage for the TLVx376 family is 5.5 V (±2.75 V). 14 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 TLV376, TLV2376, TLV4376 www.ti.com SBOS755 – OCTOBER 2016 8 Application and Implementation NOTE Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality. 8.1 Application Information The TLV376 family of operational amplifiers is built using e-trim™, a proprietary technique in which offset voltage is adjusted during the final steps of manufacturing. This technique compensates for performance shifts that can occur during the molding process. Through e-trim™, the TLV376 family delivers excellent offset voltage (40 μV, typical). Additionally, the amplifier boasts a fast slew rate, low drift, low noise, and excellent PSRR and AOL. These 5.5-MHz CMOS op amps only consume 815-µA (typical) quiescent current. 8.1.1 Operating Characteristics The TLVx376 family of amplifiers has parameters that are fully specified from 2.2 V to 5.5 V (±1.1 V to ±2.75 V). Many of the specifications apply from –40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the Typical Characteristics section. 8.1.2 Basic Amplifier Configurations The TLVx376 family is unity-gain stable. The TLVx376 does not exhibit output phase inversion when the input is overdriven. A typical single-supply connection is shown in Figure 25. The TLV376 is configured as a basic inverting amplifier with a gain of –10 V/V. This single-supply connection has an output centered on the commonmode voltage, VCM. For the circuit shown, this voltage is 2.5 V, but can be any value within the common-mode input voltage range. R2 10kW +5V C1 100nF R1 1kW TLV376 VOUT VIN VCM = 2.5V Copyright © 2016, Texas Instruments Incorporated Figure 25. Basic Single-Supply Connection Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 15 TLV376, TLV2376, TLV4376 SBOS755 – OCTOBER 2016 www.ti.com Application Information (continued) 8.1.3 Active Filtering The TLVx376 family is well-suited for filter applications requiring a wide-bandwidth, fast slew rate, low-noise, single-supply operational amplifier. Figure 26 shows a 50-kHz, 2nd-order, low-pass filter. The components have been selected to provide a maximally-flat Butterworth response. Beyond the cutoff frequency, roll-off is –40 dB per decade. The Butterworth response is ideal for applications requiring predictable gain characteristics (such as the antialiasing filter used ahead of an ADC). R3 5.49kW C2 150pF V+ R1 5.49kW R2 12.4kW TLV376 VOUT C1 1nF VIN (V+)/2 Copyright © 2016, Texas Instruments Incorporated Figure 26. Second-Order, Butterworth, 50-kHz, Low-Pass Filter 8.1.4 Driving an Analog-to-Digital Converter The low-noise and wide-gain bandwidth of the TLVx376 family make these devices ideal for driving ADCs. Figure 27 shows the TLV376 driving an ADS8327, a 16-bit, 250-kSPS converter. The amplifier is connected as a unity-gain, noninverting buffer. +5V C1 0.1mF +5V (1) R1 100W +IN TLV376 ADS8327 Low Power 16-Bit 500kSPS (1) VIN C3 1.2nF -IN REF IN +5V REF5040 4.096V C4 100nF Copyright © 2016, Texas Instruments Incorporated NOTE: Suggested value; may require adjustment based on specific application. Figure 27. Driving an ADS8327 16 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 TLV376, TLV2376, TLV4376 www.ti.com SBOS755 – OCTOBER 2016 Application Information (continued) 8.1.5 Phantom-Powered Microphone The circuit shown in Figure 28 depicts how a remote microphone amplifier can be powered by a phantom source on the output side of the signal cable. The cable serves double duty, carrying both the differential output signal from and dc power to the microphone amplifier stage. A TLV2376 serves as a single-ended input to a differential output amplifier with a 6-dB gain. Common-mode bias for the two op amps is provided by the dc voltage developed across the electret microphone element. A 48-V phantom supply is reduced to 5.1 V by the series 6.8-kΩ resistors on the output side of the cable, and the 4.7 kΩ and zener diode on the input side of the cable. AC coupling blocks the different dc voltage levels from each other on each end of the cable. An INA163 instrumentation amplifier provides differential inputs and receives the balanced audio signals from the cable. The INA163 gain can be set from 0 dB to 80 dB by selecting the RG value. The INA163 circuit is typical of the input circuitry used in mixing consoles. Phantom Power (Provides power source for microphone) 48V Microphone 100W + 1mF + D1 5.1V 33mF R1 2.7kW R6 100W R8 4.7kW R9 4.7kW R10 6.8kW + ½ TLV2376 C2 33mF R11 6.8kW +15V 10mF + 2 2 3 3 1kW RG INA163 10mF + Panasonic WM-034CY 1kW 1 10kW + 1 R7 100W + ½ TLV2376 C3 33mF 3.3kW Low-level differential audio signal is transmitted differentially on the same cable as power to the microphone. 3.3kW -15V 10mF Typical microphone input circuit used in mixing consoles. Copyright © 2016, Texas Instruments Incorporated Figure 28. Phantom-Powered Electret Microphone Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 17 TLV376, TLV2376, TLV4376 SBOS755 – OCTOBER 2016 www.ti.com 8.2 Typical Application R4 2.94 k C5 1 nF ± Input R1 590 R3 499 C2 39 nF Output + TLV376 Copyright © 2016, Texas Instruments Incorporated Figure 29. Second-Order, Low-Pass Filter 8.2.1 Design Requirements Low-pass filters are commonly employed in signal-processing applications to reduce noise and prevent aliasing. The TLV376 is ideally suited to construct high-speed, high-precision active filters. Figure 29 shows a secondorder, low-pass filter commonly encountered in signal-processing applications. Use the following parameters for this design example: • Gain = 5 V/V (inverting gain) • Low-pass cutoff frequency = 25 kHz • Second-order Chebyshev filter response with 3-dB gain peaking in the passband 8.2.2 Detailed Design Procedure The infinite-gain multiple-feedback circuit for a low-pass network function is shown in the Application Curve section. Use Equation 1 to calculate the voltage transfer function. 1 R1R3C2C5 Output s 2 Input s s C2 1 R1 1 R3 1 R4 1 R3R4C2C5 (1) This circuit in Figure 29 produces a signal inversion. For this circuit, the gain at dc and the low-pass cutoff frequency are calculated by Equation 2: R4 Gain R1 fC 1 2S 1 R3R 4 C2C5 (2) Software tools are readily available to simplify filter design. The WEBENCH® filter designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH® filter designer allows optimized filter designs to be created by using a selection of TI operational amplifiers and passive components from TI's vendor partners. Available as a web-based tool from the WEBENCH® design center, the WEBENCH® filter designer allows complete multistage active filter solutions to be designed, optimized, and simulated within minutes. 18 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 TLV376, TLV2376, TLV4376 www.ti.com SBOS755 – OCTOBER 2016 Typical Application (continued) 8.2.3 Application Curve 20 Gain (db) 0 -20 -40 -60 100 1k 10k Frequency (Hz) 100k 1M Figure 30. Measured Frequency Response of the Second-Order, Low-Pass Filter 9 Power Supply Recommendations The TLVx376 family of devices are specified for operation from 2.2 V to 5.5 V (±1.1 V to ±2.75 V); many specifications apply from –40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the Typical Characteristics section. 10 Layout 10.1 Layout Guidelines For best operational performance of the device, use good printed circuit board (PCB) layout practices, including: • Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry. – Connect low-equivalent series resistance (ESR), 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications. • Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current. For more detailed information, see the Circuit Board Layout Techniques application report. • In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace. • Place the external components as close to the device as possible. As illustrated in Figure 32, keeping RF and RG close to the inverting input minimizes parasitic capacitance. • Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit. • Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials. • Cleaning the PCB following board assembly is recommended for best performance. Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 19 TLV376, TLV2376, TLV4376 SBOS755 – OCTOBER 2016 www.ti.com Layout Guidelines (continued) • Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances. 10.2 Layout Example + VIN VOUT RG RF Figure 31. Schematic Representation of Figure 32 Place components close to device and to Run the input each other to reduce traces as far away parasitic errors from the supply lines as possible VS+ RF NC NC GND ±IN V+ VIN +IN OUT V± N/C RG Use low-ESR, ceramic bypass capacitor GND VS± GND Use low-ESR, ceramic bypass capacitor VOUT Ground (GND) plane on another layer Figure 32. Layout Example 20 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 TLV376, TLV2376, TLV4376 www.ti.com SBOS755 – OCTOBER 2016 11 Device and Documentation Support 11.1 Device Support 11.1.1 Development Support 11.1.1.1 TINA-TI™ (Free Software Download) TINA-TI™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINATI™ is a free, fully-functional version of the TINA-TI™ software, preloaded with a library of macromodels in addition to a range of both passive and active models. TINA-TI™ provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities. Available as a free download from the Analog eLab Design Center, TINA-TI™ offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool. NOTE These files require that either the TINA software (from DesignSoft™) or TINA-TI™ software be installed. Download the free TINA-TI™ software from the TINA-TI™ folder. 11.1.1.2 TI Precision Designs TI Precision Designs are analog solutions created by TI’s precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits. TI Precision Designs are available online at www.ti.com/ww/en/analog/precision-designs/. 11.1.1.3 WEBENCH® Filter Designer WEBENCH® Filter Designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH® Filter Designer lets you create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners. Available as a web-based tool from the WEBENCH® Design Center, WEBENCH® Filter Designer allows you to design, optimize, and simulate complete multistage active filter solutions within minutes. 11.2 Documentation Support 11.2.1 Related Documentation For related documentation see the following: • Circuit Board Layout Techniques Application Report (SLOA089) • Operational amplifier gain stability, Part 3: AC gain-error analysis Application Report (SLYT383) • Operational amplifier gain stability, Part 2: DC gain-error analysis Application Report (SLYT374) • Using infinite-gain, MFB filter topology in fully differential active filters Application Report (SLYT343) • Op Amp Performance Analysis Application Report (SBOA054) • Single-Supply Operation of Operational Amplifiers Application Report (SBOA059) • Tuning in Amplifiers Application Report (SBOA067) • Shelf-Life Evaluation of Lead-Free Component Finishes Application Report (SZZA046) • ADS832x Low Power, 16-Bit, 500-kHz, Single/Dual Unipolar Input, Analog-to-Digital Converters With Serial Interface (SLAS415) • REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference (SBOS410) • INA163 Low-Noise, Low-Distortion Instrumentation Amplifier (SBOS177) • ADS7822 12-Bit, 200kHz, microPower Sampling Analog-to-Digital Converter (SBAS062) Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 21 TLV376, TLV2376, TLV4376 SBOS755 – OCTOBER 2016 www.ti.com 11.3 Related Links Table 2 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy. Table 2. Related Links PARTS PRODUCT FOLDER SAMPLE & BUY TECHNICAL DOCUMENTS TOOLS & SOFTWARE SUPPORT & COMMUNITY TLV376 Click here Click here Click here Click here Click here TLV2376 Click here Click here Click here Click here Click here TLV4376 Click here Click here Click here Click here Click here 11.4 Receiving Notification of Documentation Updates To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document. 11.5 Community Resources The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use. TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers. Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support. 11.6 Trademarks e-trim, TINA-TI, E2E are trademarks of Texas Instruments. DesignSoft is a trademark of DesignSoft, Inc. All other trademarks are the property of their respective owners. 11.7 Electrostatic Discharge Caution This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. 11.8 Glossary SLYZ022 — TI Glossary. This glossary lists and explains terms, acronyms, and definitions. 12 Mechanical, Packaging, and Orderable Information The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation. 22 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated Product Folder Links: TLV376 TLV2376 TLV4376 PACKAGE OPTION ADDENDUM www.ti.com 10-Dec-2020 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) Device Marking (3) (4/5) (6) TLV2376IDGKR ACTIVE VSSOP DGK 8 2500 RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 13F6 TLV2376IDGKT ACTIVE VSSOP DGK 8 250 RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 13F6 TLV2376IDR ACTIVE SOIC D 8 2500 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TLV 2376 TLV376IDBVR ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 12J TLV376IDBVT ACTIVE SOT-23 DBV 5 250 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 12J TLV376IDR ACTIVE SOIC D 8 2500 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TLV 15M TLV4376IPWR ACTIVE TSSOP PW 14 2000 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TLV4376 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
TLV2376IDGKT 价格&库存

很抱歉,暂时无法提供与“TLV2376IDGKT”相匹配的价格&库存,您可以联系我们找货

免费人工找货
TLV2376IDGKT

库存:0