Order
Now
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
TLV702
SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019
TLV702 300-mA, Low-IQ, Low-Dropout Regulator
1 Features
3 Description
•
The TLV702 series of low-dropout (LDO) linear
regulators are low quiescent current devices with
excellent line and load transient performance. These
LDOs are designed for power-sensitive applications.
A precision bandgap and error amplifier provides
overall 2% accuracy. Low output noise, very high
power-supply rejection ratio (PSRR), and low-dropout
voltage make this series of devices ideal for a wide
selection of battery-operated handheld equipment. All
device versions have thermal shutdown and current
limit for safety.
1
•
•
•
•
•
•
•
(1)
Very Low Dropout:
– 37 mV at IOUT = 50 mA, VOUT = 2.8 V
– 75 mV at IOUT = 100 mA, VOUT = 2.8 V
– 220mV at IOUT = 300 mA, VOUT = 2.8 V
2% Accuracy
Low IQ: 35 μA
Fixed-Output Voltage Combinations Possible from
1.2 V to 4.8 V
High PSRR: 68 dB at 1 kHz
Stable With Effective Capacitance of 0.1 μF(1)
Thermal Shutdown and Overcurrent Protection
Packages: 5-Pin SOT-23 and 1.5-mm × 1.5-mm,
6-Pin WSON
Furthermore, these devices are stable with an
effective output capacitance of only 0.1 μF. This
feature enables the use of cost-effective capacitors
that have higher bias voltages and temperature
derating. The devices regulate to specified accuracy
with no output load.
See the Input and Output Capacitor Requirements in
Application Information.
The TLV702P series also provides an active pulldown
circuit to quickly discharge the outputs.
2 Applications
•
•
•
•
•
•
The TLV702 series of LDO linear regulators are
available in SOT23-5 and 1.5-mm × 1.5-mm WSON-6
packages.
Wireless Handsets
Smart Phones
ZigBee® Networks
Bluetooth® Devices
Li-Ion Battery-Operated Handheld Products
WLAN and Other PC Add-on Cards
Device Information(1)
PART NUMBER
TLV702
PACKAGE
BODY SIZE (NOM)
SOT-23 (5)
2.90 mm × 1.60 mm
WSON (6)
1.50 mm × 1.50 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Typical Application Circuit
VIN
IN
OUT
CIN
COUT
VOUT
1 mF
Ceramic
TLV702xx
On
Off
EN
GND
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TLV702
SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1
6.2
6.3
6.4
6.5
6.6
4
4
4
4
5
6
Absolute Maximum Ratings ......................................
ESD Ratings ............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
Detailed Description ............................................ 10
7.1
7.2
7.3
7.4
Overview .................................................................
Functional Block Diagrams .....................................
Feature Description.................................................
Device Functional Modes........................................
10
10
11
12
8
Application and Implementation ........................ 13
8.1 Application Information............................................ 13
8.2 Typical Application .................................................. 13
9
Power Supply Recommendations...................... 15
9.1 Power Dissipation ................................................... 15
10 Layout................................................................... 15
10.1 Layout Guidelines ................................................. 15
10.2 Layout Examples................................................... 16
11 Device and Documentation Support ................. 17
11.1
11.2
11.3
11.4
11.5
11.6
11.7
Device Support ....................................................
Documentation Support ........................................
Receiving Notification of Documentation Updates
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
17
17
17
17
17
17
18
12 Mechanical, Packaging, and Orderable
Information ........................................................... 18
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision C (March 2015) to Revision D
Page
•
Changed OUT pin number from 5 to 3 in WSON column of Pin Functions table .................................................................. 3
•
Added footnote to maximum EN voltage specification .......................................................................................................... 4
•
Added parameter names to Recommended Operating Conditions table............................................................................... 4
Changes from Revision B (February 2011) to Revision C
Page
•
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section ................................................................................................. 1
•
Changed Pin Configuration and Functions section; updated table format ............................................................................ 3
•
Deleted Ordering Information table ....................................................................................................................................... 3
•
Changed "free-air temperature" to "junction temperature" in Absolute Maximum Ratings condition statement ................... 4
•
Changed Thermal Information table; updated thermal resistance values for all packages .................................................. 4
•
Deleted Dissipation Ratings table .......................................................................................................................................... 4
•
Changed VDO dropout voltage test conditions; deleted IOUT = 50 mA and IOUT = 100 mA with VOUT = 2.8 V test
parameters ............................................................................................................................................................................. 5
•
Deleted EVM Dissipation Ratings table ............................................................................................................................... 16
Changes from Revision A (October 2010) to Revision B
•
2
Page
Added SON-6 (DSE) package and related references to data sheet..................................................................................... 1
Submit Documentation Feedback
Copyright © 2010–2019, Texas Instruments Incorporated
Product Folder Links: TLV702
TLV702
www.ti.com
SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019
5 Pin Configuration and Functions
DBV Package
5-Pin SOT-23
Top View
IN
GND
EN
5
1
DSE Package
6-Pin WSON
Top View
OUT
2
3
4
IN 1
6
EN
GND 2
5
N/C
OUT 3
4
N/C
NC
Pin Functions
PIN
NAME
I/O
DESCRIPTION
1
I
Input pin. A small, 1-μF ceramic capacitor is recommended from this pin to ground to
assure stability and good transient performance. See Input and Output Capacitor
Requirements in Application Information for more details.
2
—
SOT-23
WSON
IN
1
GND
2
Ground pin
Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts
the regulator into shutdown mode and reduces operating current to 1 μA, nominal.
For TLV702P, output voltage is discharged through an internal 120-Ω resistor when
device is shut down.
EN
3
6
I
NC
4
4, 5
—
No connection. This pin can be tied to ground to improve thermal dissipation.
OUT
5
3
O
Regulated output voltage pin. A small, 1-μF ceramic capacitor is needed from this pin
to ground to assure stability. See Input and Output Capacitor Requirements in
Application Information for more details.
Submit Documentation Feedback
Copyright © 2010–2019, Texas Instruments Incorporated
Product Folder Links: TLV702
3
TLV702
SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating junction temperature range (unless otherwise noted) (1)
Voltage (2)
Current (source)
MIN
MAX
IN
–0.3
6
EN
–0.3
6 (3)
OUT
–0.3
6
OUT
Indefinite
Total continuous power dissipation
(1)
(2)
(3)
V
Internally limited
Output short-circuit duration
Temperature
UNIT
See Thermal Information
Operating virtual junction, TJ
–55
150
Storage, Tstg
–55
150
°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.
All voltages are with respect to network ground terminal.
The absolute maximum rating is VIN + 0.3 V or 6.0 V, whichever is smaller.
6.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)
±2000
Charged device model (CDM), per JEDEC specification JESD22-C101,
all pins (2)
±500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted).
MIN
VIN
Input voltage
VOUT
IOUT
NOM
MAX
UNIT
2
5.5
V
Output voltage
1.2
4.8
V
Output current
0
300
mA
6.4 Thermal Information
TLV702
THERMAL METRIC (1)
DBV (SOT-23)
DSE (WSON)
5 PINS
6 PINS
UNIT
RθJA
Junction-to-ambient thermal resistance
249.2
321.3
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
136.4
207.9
°C/W
RθJB
Junction-to-board thermal resistance
85.9
281.5
°C/W
ψJT
Junction-to-top characterization parameter
19.5
42.4
°C/W
ψJB
Junction-to-board characterization parameter
85.3
284.8
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
N/A
142.3
°C/W
(1)
4
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Submit Documentation Feedback
Copyright © 2010–2019, Texas Instruments Incorporated
Product Folder Links: TLV702
TLV702
www.ti.com
SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019
6.5 Electrical Characteristics
At VIN = VOUT(nom) + 0.5 V or 2 V (whichever is greater); IOUT = 10 mA, VEN = 0.9 V, COUT = 1 μF, and TJ = –40°C to +125°C,
unless otherwise noted. Typical values are at TJ = 25°C.
PARAMETER
TEST CONDITIONS
MIN
TYP
UNIT
Input voltage range
VOUT
DC output accuracy
–40°C ≤ TJ ≤ 125°C
0.5%
2%
ΔVOUT(ΔVIN)
Line regulation
VOUT(nom) + 0.5 V ≤ VIN ≤ 5.5 V,
IOUT = 10 mA
1
5
mV
ΔVOUT(ΔIOUT)
Load regulation
0 mA ≤ IOUT ≤ 300 mA
1
15
mV
260
375
mV
500
860
mA
35
55
μA
(1)
VDO
Dropout voltage
ICL
Output current limit
IGND
Ground pin current
2
MAX
VIN
–2%
VIN = 0.98 × VOUT(nom), IOUT = 300 mA
VOUT = 0.9 × VOUT(nom)
320
IOUT = 0 mA
5.5
V
IOUT = 300 mA, VIN = VOUT + 0.5 V
370
μA
VEN ≤ 0.4 V, VIN = 2 V
400
nA
ISHDN
Ground pin current (shutdown)
PSRR
Power-supply rejection ratio
VIN = 2.3 V, VOUT = 1.8 V,
IOUT = 10 mA, f = 1 kHz
68
dB
Vn
Output noise voltage
BW = 100 Hz to 100 kHz,
VIN = 2.3 V, VOUT = 1.8 V, IOUT = 10 mA
48
μVRMS
tSTR
Start-up time (2)
COUT = 1 μF, IOUT = 300 mA
VEN(high)
Enable pin high (enabled)
0.9
VIN
V
VEN(low)
Enable pin low (disabled)
0
0.4
V
IEN
Enable pin current
VIN = VEN = 5.5 V
0.04
μA
UVLO
Undervoltage lockout
VIN rising
1.9
V
RDISCHARGE
Active pulldown resistance
(TLV702P only)
VEN = 0 V
120
Ω
Tsd
Thermal shutdown temperature
Shutdown, temperature increasing
165
°C
Reset, temperature decreasing
145
°C
TJ
Operating junction temperature
(1)
(2)
VEN ≤ 0.4 V, 2 V ≤ VIN ≤ 4.5 V,
TJ = –40°C to +85°C
1
2
μA
100
–40
μs
125
°C
VDO is measured for devices with VOUT(nom) ≥ 2.35 V.
Start-up time = time from EN assertion to 0.98 × VOUT(nom).
Submit Documentation Feedback
Copyright © 2010–2019, Texas Instruments Incorporated
Product Folder Links: TLV702
5
TLV702
SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019
www.ti.com
6.6 Typical Characteristics
Over operating temperature range (TJ = –40°C to +125°C), VIN = VOUT(nom) + 0.5 V or 2 V, whichever is greater; IOUT = 10 mA,
VEN = VIN, COUT = 1 μF, unless otherwise noted. Typical values are at TJ = 25°C.
1.90
1.90
VOUT = 1.8 V
IOUT = 10 mA
1.88
1.86
1.84
1.84
1.82
1.82
VOUT (V)
VOUT (V)
1.86
1.80
1.78
1.76
1.72
1.80
1.78
1.76
+125°C
+85°C
+25°C
-40°C
1.74
VOUT = 1.8 V
IOUT = 300 mA
1.88
+125°C
+85°C
+25°C
-40°C
1.74
1.72
1.70
1.70
2.1
2.6
3.1
3.6
4.1
VIN (V)
4.6
5.1
2.3
5.6
2.7
3.1
Figure 1. Line Regulation
3.5
3.9
VIN (V)
4.3
4.7
5.5
5.1
Figure 2. Line Regulation
350
1.90
IOUT = 300 mA
VOUT = 1.8 V
1.88
300
1.86
250
VDO (mV)
VOUT (V)
1.84
1.82
1.80
1.78
1.76
1.72
50
100
150
200
250
+125°C
+85°C
+25°C
–40°C
50
0
2.25
1.70
0
150
100
+125°C
+85°C
+25°C
-40°C
1.74
200
300
2.75
3.25
IOUT (mA)
300
1.90
VOUT = 4.8 V
VOUT = 1.8 V
1.88
250
1.86
1.84
VOUT (V)
200
VDO (mV)
4.75
4.25
Figure 4. Dropout Voltage vs Input Voltage
Figure 3. Load Regulation
150
100
+125°C
+85°C
+25°C
-40°C
50
0
1.82
1.80
1.78
1.76
10mA
150mA
200mA
1.74
1.72
1.70
0
50
100
150
200
250
300
-40 -25 -10
IOUT (mA)
Figure 5. Dropout Voltage vs Output Current
6
3.75
VIN (V)
Submit Documentation Feedback
5
20 35 50 65
Temperature (°C)
80
95
110 125
Figure 6. Output Voltage vs Temperature
Copyright © 2010–2019, Texas Instruments Incorporated
Product Folder Links: TLV702
TLV702
www.ti.com
SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019
Typical Characteristics (continued)
Over operating temperature range (TJ = –40°C to +125°C), VIN = VOUT(nom) + 0.5 V or 2 V, whichever is greater; IOUT = 10 mA,
VEN = VIN, COUT = 1 μF, unless otherwise noted. Typical values are at TJ = 25°C.
450
50
VOUT = 1.8 V
45
40
350
35
300
30
IGND (mA)
IGND (mA)
VOUT = 1.8 V
400
25
20
15
5
200
150
+125°C
+85°C
+25°C
-40°C
10
250
+125°C
+85°C
+25°C
-40°C
100
50
0
0
2.1
2.6
3.1
3.6
4.1
VIN (V)
4.6
5.1
0
5.6
Figure 7. Ground Pin Current vs Input Voltage
50
200
150
IOUT (mA)
250
300
Figure 8. Ground Pin Current vs Load
2.5
VOUT = 1.8 V
45
100
50
VOUT = 1.8 V
2
40
ISHDN (mA)
IGND (mA)
35
30
25
20
1.5
1
15
+125°C
+85°C
+25°C
-40°C
0.5
10
5
0
0
-40 -25 -10
5
20 35 50 65
Temperature (°C)
80
95
2.1
110 125
Figure 9. Ground Pin Current vs Temperature
2.6
3.1
3.6
4.1
VIN (V)
5.1
5.6
Figure 10. Shutdown Current vs Input Voltage
100
700
VOUT = 1.8 V
IOUT = 10 mA
90
600
80
500
IOUT = 150 mA
70
PSRR (dB)
ILIM (mA)
4.6
400
300
200
+125°C
+85°C
+25°C
-40°C
100
0
2.3
2.7
3.1
3.5
3.9
VIN (V)
4.3
4.7
5.1
5.5
60
50
40
30
20
10
VIN - VOUT = 0.5 V
0
10
100
1k
10 k
100 k
1M
10 M
Frequency (Hz)
Figure 11. Current Limit vs Input Voltage
Figure 12. Power-Supply Ripple Rejection vs Frequency
Submit Documentation Feedback
Copyright © 2010–2019, Texas Instruments Incorporated
Product Folder Links: TLV702
7
TLV702
SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019
www.ti.com
Typical Characteristics (continued)
Over operating temperature range (TJ = –40°C to +125°C), VIN = VOUT(nom) + 0.5 V or 2 V, whichever is greater; IOUT = 10 mA,
VEN = VIN, COUT = 1 μF, unless otherwise noted. Typical values are at TJ = 25°C.
60
PSRR (dB)
VOUT = 1.8 V
1 kHz
70
Output Spectral Noise Density (mV/ÖHz)
80
10 kHz
50
100 kHz
40
30
20
10
0
2.1
2.2
2.3
2.4
2.5
2.6
2.7
10
VOUT = 1.8 V
IOUT = 10 mA
CIN = COUT = 1 mF
1
0.1
0.01
0.001
10
2.8
100
1k
Figure 13. Power-Supply Ripple Rejection vs Input Voltage
VOUT
20 mA/div
0 mA
0 mA
IOUT
VOUT
VOUT = 1.8 V
10 ms/div
10 ms/div
Figure 15. Load Transient Response
Figure 16. Load Transient Response
tR = tF = 1 ms
50 mA
0 mA
200 mA/div
300 mA
IOUT
100 mV/div
50 mA/div
tR = tF = 1 ms
20 mV/div
10 M
10 mA
VOUT = 1.8 V
VOUT
IOUT
0 mA
VOUT
VOUT = 1.8 V
VOUT = 1.8 V
10 ms/div
10 ms/div
Figure 17. Load Transient Response
8
1M
tR = tF = 1 ms
200 mA
IOUT
100 k
Figure 14. Output Spectral Noise Density vs Frequency
5 mV/div
50 mV/div
100 mA/div
tR = tF = 1 ms
10 k
Frequency (Hz)
Input Voltage (V)
Submit Documentation Feedback
Figure 18. Load Transient Response
Copyright © 2010–2019, Texas Instruments Incorporated
Product Folder Links: TLV702
TLV702
www.ti.com
SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019
Typical Characteristics (continued)
Over operating temperature range (TJ = –40°C to +125°C), VIN = VOUT(nom) + 0.5 V or 2 V, whichever is greater; IOUT = 10 mA,
VEN = VIN, COUT = 1 μF, unless otherwise noted. Typical values are at TJ = 25°C.
1 V/div
2.9 V
VIN
Slew Rate = 1 V/ms
2.9 V
2.3 V
VIN
VOUT
VOUT = 1.8 V
IOUT = 300 mA
5 mV/div
2.3 V
5 mV/div
1 V/div
Slew Rate = 1 V/ms
VOUT
VOUT = 1.8 V
IOUT = 1 mA
1 ms/div
1 ms/div
Figure 20. Line Transient Response
Slew Rate = 1 V/ms
VOUT = 1.8 V
IOUT = 300 mA
5.5 V
VIN
10 mV/div
2.1 V
VOUT = 1.8 V
IOUT = 1 mA
VIN
1 V/div
1 V/div
Figure 19. Line Transient Response
VOUT
VOUT
1 ms/div
200 ms/div
Figure 21. Line Transient Response
Figure 22. VIN Ramp Up, Ramp Down Response
Submit Documentation Feedback
Copyright © 2010–2019, Texas Instruments Incorporated
Product Folder Links: TLV702
9
TLV702
SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019
www.ti.com
7 Detailed Description
7.1 Overview
The TLV702 series of low-dropout (LDO) linear regulators are low quiescent current devices with excellent line
and load transient performance. These LDOs are designed for power-sensitive applications. A precision bandgap
and error amplifier provides overall 2% accuracy. Low output noise, very high power-supply rejection ratio
(PSRR), and low dropout voltage make this series of devices ideal for most battery-operated handheld
equipment. All device versions have integrated thermal shutdown, current limit, and undervoltage lockout
(UVLO).
7.2 Functional Block Diagrams
IN
OUT
Current
Limit
Thermal
Shutdown
UVLO
EN
Bandgap
LOGIC
TLV702xx Series
GND
Figure 23. TLV702 Block Diagram
10
Submit Documentation Feedback
Copyright © 2010–2019, Texas Instruments Incorporated
Product Folder Links: TLV702
TLV702
www.ti.com
SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019
Functional Block Diagrams (continued)
IN
OUT
Current
Limit
Thermal
Shutdown
UVLO
EN
120W
Bandgap
LOGIC
TLV702xxP Series
GND
Figure 24. TLV702P Block Diagram
7.3 Feature Description
7.3.1 Internal Current Limit
The TLV702 internal current limit helps to protect the regulator during fault conditions. During current limit, the
output sources a fixed amount of current that is largely independent of the output voltage. In such a case, the
output voltage is not regulated, and is VOUT = ICL × RLOAD. The PMOS pass transistor dissipates (VIN – VOUT) ×
ICL until thermal shutdown is triggered and the device turns off. As the device cools, it is turned on by the internal
thermal shutdown circuit. If the fault condition continues, the device cycles between current limit and thermal
shutdown. See Thermal Consideration for more details.
The PMOS pass element in the TLV702 has a built-in body diode that conducts current when the voltage at OUT
exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated,
external limiting to 5% of the rated output current is recommended.
7.3.2 Shutdown
The enable pin (EN) is active high. The device is enabled when voltage at EN pin goes above 0.9 V. The device
is turned off when the EN pin is held at less than 0.4 V. When shutdown capability is not required, EN can be
connected to the IN pin.
The TLV702P version has internal active pulldown circuitry that discharges the output with a time constant of:
(120 · RL)
t=
· COUT
(120 + RL)
where:
•
•
RL = Load resistance
COUT = Output capacitor
(1)
Submit Documentation Feedback
Copyright © 2010–2019, Texas Instruments Incorporated
Product Folder Links: TLV702
11
TLV702
SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019
www.ti.com
Feature Description (continued)
7.3.3 Dropout Voltage
The TLV702 uses a PMOS pass transistor to achieve low dropout. When (VIN – VOUT) is less than the dropout
voltage (VDO), the PMOS pass device is in the linear (triode) region of operation and the input-to-output
resistance is the RDS(on) of the PMOS pass element. VDO scales approximately with output current because the
PMOS device behaves as a resistor in dropout.
As with any linear regulator, PSRR and transient response are degraded as (VIN – VOUT) approaches dropout.
This effect is shown in Figure 13.
7.3.4 Undervoltage Lockout
The TLV702 uses a UVLO circuit to keep the output shut off until internal circuitry is operating properly.
7.4 Device Functional Modes
7.4.1 Normal Operation
The device regulates to the nominal output voltage under the following conditions:
•
•
•
The input voltage is greater than the nominal output voltage added to the dropout voltage.
The output current is less than the current limit.
The input voltage is greater than the UVLO voltage.
7.4.2 Dropout Operation
If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other
conditions are met for normal operation, the device operates in dropout mode. In this condition, the output
voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is
significantly degraded because the pass device is in a triode state and no longer regulates the output voltage of
the LDO. Line or load transients in dropout may result in large output voltage deviations.
Table 1 lists the conditions that lead to the different modes of operation.
Table 1. Device Functional Mode Comparison
OPERATING MODE
12
PARAMETER
VIN
IOUT
Normal mode
VIN > VOUT (nom) + VDO
IOUT < ICL
Dropout mode
VIN < VOUT (nom) + VDO
IOUT < ICL
Current limit
VIN > UVLO
IOUT > ICL
Submit Documentation Feedback
Copyright © 2010–2019, Texas Instruments Incorporated
Product Folder Links: TLV702
TLV702
www.ti.com
SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The TLV702 belongs to a new family of next-generation value LDO regulators. These devices consume low
quiescent current and deliver excellent line and load transient performance. These characteristics, combined with
low noise and very good PSRR with little (VIN – VOUT) headroom, make this family of devices ideal for portable
RF applications. This family of regulators offers current limit and thermal protection, and is specified from –40°C
to +125°C.
8.2 Typical Application
VIN
IN
OUT
CIN
COUT
VOUT
1 mF
Ceramic
TLV702xx
On
Off
EN
GND
Figure 25. Typical Application Circuit
8.2.1 Design Requirements
Table 2 lists the design parameters.
Table 2. Design Parameters
PARAMETER
DESIGN REQUIREMENT
Input voltage
2.5 V to 3.3 V
Output voltage
1.8 V
Output current
100 mA
8.2.2 Detailed Design Procedure
8.2.2.1 Input and Output Capacitor Requirements
1-μF X5R- and X7R-type ceramic capacitors are recommended because these capacitors have minimal variation
in value and equivalent series resistance (ESR) overtemperature.
However, the TLV702 is designed to be stable with an effective capacitance of 0.1 μF or larger at the output.
Thus, the device is stable with capacitors of other dielectric types as well, as long as the effective capacitance
under operating bias voltage and temperature is greater than 0.1 μF. This effective capacitance refers to the
capacitance that the LDO sees under operating bias voltage and temperature conditions; that is, the capacitance
after taking both bias voltage and temperature derating into consideration. In addition to allowing the use of
lower-cost dielectrics, this capability of being stable with 0.1-μF effective capacitance also enables the use of
smaller footprint capacitors that have higher derating in size- and space-constrained applications.
Using a 0.1-μF rated capacitor at the output of the LDO does not ensure stability because the effective
capacitance under the specified operating conditions must not be less than 0.1 μF. Maximum ESR should be
less than 200 mΩ.
Submit Documentation Feedback
Copyright © 2010–2019, Texas Instruments Incorporated
Product Folder Links: TLV702
13
TLV702
SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019
www.ti.com
Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1-μF to 1μF, low ESR capacitor across the IN pin and GND pin of the regulator. This capacitor counteracts reactive input
sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be
necessary if large, fast rise-time load transients are anticipated, or if the device is not located close to the power
source. If source impedance is more than 2 Ω, a 0.1-μF input capacitor may be necessary to ensure stability.
8.2.2.2 Transient Response
As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude
but increases the duration of the transient response.
8.2.3 Application Curves
1 V/div
IOUT
50 mA
VIN
Slew Rate = 1 V/ms
2.9 V
2.3 V
0 mA
5 mV/div
20 mV/div
50 mA/div
tR = tF = 1 ms
VOUT
VOUT
VOUT = 1.8 V
IOUT = 1 mA
VOUT = 1.8 V
10 ms/div
1 ms/div
Figure 26. Load Transient Response
14
Submit Documentation Feedback
Figure 27. Line Transient Response
Copyright © 2010–2019, Texas Instruments Incorporated
Product Folder Links: TLV702
TLV702
www.ti.com
SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019
9 Power Supply Recommendations
Connect a low output impedance power supply directly to the INPUT pin of the TLV702. Inductive impedances
between the input supply and the INPUT pin can create significant voltage excursions at the INPUT pin during
start-up or load transient events.
9.1 Power Dissipation
The ability to remove heat from the die is different for each package type, presenting different considerations in
the printed-circuit-board (PCB) layout. The PCB area around the device that is free of other components moves
the heat from the device to the ambient air.
Refer to Thermal Information for thermal performance on the TLV702 evaluation module (EVM). The EVM is a
two-layer board with two ounces of copper per side.
Power dissipation depends on input voltage and load conditions. Power dissipation (PD) is equal to the product of
the output current and the voltage drop across the output pass element, as shown in Equation 2.
PD = (VIN - VOUT) ´ IOUT
(2)
10 Layout
10.1 Layout Guidelines
Input and output capacitors should be placed as close to the device pins as possible. To improve AC
performance such as PSRR, output noise, and transient response, TI recommends designing the board with
separate ground planes for VIN and VOUT, with the ground plane connected only at the GND pin of the device. In
addition, the ground connection for the output capacitor should be connected directly to the GND pin of the
device. High ESR capacitors may degrade PSRR performance.
10.1.1 Thermal Consideration
Thermal protection disables the output when the junction temperature rises to approximately 165°C, allowing the
device to cool. When the junction temperature cools to approximately 145°C, the output circuitry is again
enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection
circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a
result of overheating.
Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate
heatsink. For reliable operation, junction temperature should be limited to 125°C maximum.
To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature
until the thermal protection is triggered; use worst-case loads and signal conditions.
The internal protection circuitry of the TLV702 has been designed to protect against overload conditions. It was
not intended to replace proper heatsinking. Continuously running the TLV702 into thermal shutdown degrades
device reliability.
Submit Documentation Feedback
Copyright © 2010–2019, Texas Instruments Incorporated
Product Folder Links: TLV702
15
TLV702
SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019
www.ti.com
Layout Guidelines (continued)
10.1.2 Package Mounting
Solder pad footprint recommendations for the TLV702 are available from the TI website at www.ti.com. The
recommended land pattern for the DBV and DSE packages are shown in Figure 28 and Figure 29, respectively.
10.2 Layout Examples
VOUT
VIN
OUT
IN
CIN
COUT
GND
NC
EN
GND PLANE
Represents via used for
application specific connections
Figure 28. Layout Example for the DBV Package
VIN
CIN
IN
EN
GND
NC
OUT
NC
VOUT
GND PLANE
COUT
Represents via used for
application specific connections
Figure 29. Layout Example for the DSE Package
16
Submit Documentation Feedback
Copyright © 2010–2019, Texas Instruments Incorporated
Product Folder Links: TLV702
TLV702
www.ti.com
SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019
11 Device and Documentation Support
11.1 Device Support
11.1.1 Development Support
11.1.1.1 Spice Models
Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of
analog circuits and systems. A SPICE model for the TLV702 is available through the product folders under Tools
& Software.
11.1.2 Device Nomenclature
Table 3. Ordering Information (1)
PRODUCT
TLV702xx yyyz
(1)
(2)
VOUT
(2)
XX is nominal output voltage (for example, 28 = 2.8 V).
YYY is the package designator.
Z is tape and reel quantity (R = 3000, T = 250).
For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the
device product folder at www.ti.com.
Output voltages from 1.2 V to 4.8 V in 50-mV increments are available. Contact factory for details and availability.
11.2 Documentation Support
11.2.1 Related Documentation
For related documentation see the following:
Texas Instruments, Using the TLV700xxEVM-503 user's guide
11.3 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
11.4 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.5 Trademarks
E2E is a trademark of Texas Instruments.
Bluetooth is a registered trademark of Bluetooth SIG.
ZigBee is a registered trademark of the ZigBee Alliance.
All other trademarks are the property of their respective owners.
11.6 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
Submit Documentation Feedback
Copyright © 2010–2019, Texas Instruments Incorporated
Product Folder Links: TLV702
17
TLV702
SLVSAG6D – SEPTEMBER 2010 – REVISED JULY 2019
www.ti.com
11.7 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
18
Submit Documentation Feedback
Copyright © 2010–2019, Texas Instruments Incorporated
Product Folder Links: TLV702
PACKAGE OPTION ADDENDUM
www.ti.com
12-Nov-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
TLV70212DBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QVN
Samples
TLV70212DBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QVN
Samples
TLV70213DBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU | SN
Level-1-260C-UNLIM
-40 to 125
12UW
Samples
TLV70213DBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU | SN
Level-1-260C-UNLIM
-40 to 125
12UW
Samples
TLV70215DBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
SIR
Samples
TLV70215DBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
SIR
Samples
TLV70215PDBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
SLG
Samples
TLV70215PDBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
SLG
Samples
TLV70218DBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QUW
Samples
TLV70218DBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QUW
Samples
TLV70220PDBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QXL
Samples
TLV70220PDBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QXL
Samples
TLV70225DBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QVF
Samples
TLV70225DBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QVF
Samples
TLV70225DSER
ACTIVE
WSON
DSE
6
3000
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
SY
Samples
TLV70225DSET
ACTIVE
WSON
DSE
6
250
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
SY
Samples
TLV70228DBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QUX
Samples
TLV70228DBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QUX
Samples
TLV70228DSER
ACTIVE
WSON
DSE
6
3000
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
VY
Samples
TLV70228DSET
ACTIVE
WSON
DSE
6
250
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
VY
Samples
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
Orderable Device
12-Nov-2022
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
TLV70228PDBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QVA
Samples
TLV70228PDBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QVA
Samples
TLV70229DBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
SJW
Samples
TLV70229DBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
SJW
Samples
TLV70229DSER
ACTIVE
WSON
DSE
6
3000
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
SZ
Samples
TLV70229DSET
ACTIVE
WSON
DSE
6
250
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
SZ
Samples
TLV70230DBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QUY
Samples
TLV70230DBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QUY
Samples
TLV70231DBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QUZ
Samples
TLV70231DBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QUZ
Samples
TLV70233DBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QVD
Samples
TLV70233DBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QVD
Samples
TLV70233DSER
ACTIVE
WSON
DSE
6
3000
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
WK
Samples
TLV70233DSET
ACTIVE
WSON
DSE
6
250
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
WK
Samples
TLV70233PDBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
SLH
Samples
TLV70233PDBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
SLH
Samples
TLV70235DBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
SDT
Samples
TLV70235DBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
SDT
Samples
TLV70236DSER
ACTIVE
WSON
DSE
6
3000
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
VZ
Samples
TLV70236DSET
ACTIVE
WSON
DSE
6
250
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
VZ
Samples
TLV70237DBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QXR
Samples
Addendum-Page 2
PACKAGE OPTION ADDENDUM
www.ti.com
Orderable Device
12-Nov-2022
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
TLV70237DBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QXR
Samples
TLV70237DSER
ACTIVE
WSON
DSE
6
3000
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
D8
Samples
TLV70237DSET
ACTIVE
WSON
DSE
6
250
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
D8
Samples
TLV70242PDSER
ACTIVE
WSON
DSE
6
3000
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
B9
Samples
TLV70242PDSET
ACTIVE
WSON
DSE
6
250
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
B9
Samples
TLV70243DSER
ACTIVE
WSON
DSE
6
3000
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
5Q
Samples
TLV70243DSET
ACTIVE
WSON
DSE
6
250
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 125
5Q
Samples
TLV70245DBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
SCK
Samples
TLV70245DBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
SCK
Samples
TLV702475DBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QWJ
Samples
TLV702475DBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
QWJ
Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
