Product
Folder
Sample &
Buy
Support &
Community
Tools &
Software
Technical
Documents
TPS650531, TPS650532
TPS65053, TPS65058
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
TPS6505xx 5-Channel Power Management IC With Two Step-Down Converters
and Three Low-Input Voltage LDOs
1 Features
3 Description
•
•
The TPS6505xx family of devices are integrated
power management ICs for applications powered by
one Li-Ion or Li-Polymer cell, which require multiple
power rails. The TPS6505xx devices provide two
highly efficient, 2.25-MHz step-down converters
targeted at providing the core voltage and I/O voltage
in a processor-based system. Both step-down
converters enter a low power mode at light load for
maximum efficiency across the widest possible range
of load currents. For low noise applications the
devices can be forced into fixed frequency PWM
mode by pulling the MODE pin high. The TPS6505xx
devices also integrate one 400-mA LDO and two 200mA LDO voltage regulators. Each LDO operates with
an input voltage range between 1.5 V and 6.5 V
allowing them to be supplied from one of the stepdown converters or directly from the main battery.
1
•
•
•
•
•
•
•
•
•
•
•
•
•
Up To 95% Efficiency
Output Current for DC-DC Converters:
– TPS65053: DCDC1 = 1 A; DCDC2 = 0.6 A
– TPS650531, TPS650532: DCDC1 = 1 A;
DCDC2 = 1 A
– TPS65058: DCDC1 = 0.6 A; DCDC2 = 1 A
TPS65053, TPS650531, TPS650532: DC-DC
Converters Externally Adjustable
TPS65058: DCDC1 Fixed at 3.3V, DCDC2
selectable between 1.8V and 1.2V with Dynamic
Voltage Scaling for Core Processor Supply
VIN Range for DC-DC Converters
From 2.5 V to 6 V
2.25-MHz Fixed Frequency Operation
Power Save Mode at Light Load Current
180° Out-of-Phase Operation
Output Voltage Accuracy in PWM Mode ±1%
Total Typical 32-μA Quiescent Current for Both
DC-DC Converters
100% Duty Cycle for Lowest Dropout
One General-Purpose 400-mA LDO
Two General-Purpose 200-mA LDOs
VIN Range for LDOs from 1.5 V to 6.5 V
Output Voltage for LDOs:
– TPS65053 / TPS650531 / TPS650532: VLDO1
and VLDO2 Externally Adjustable, VLDO3 =
1.3 V / 1.2 V / 1.5 V
– TPS65058: VLDO1 = 3.3 V, VLDO2 selectable
between 1.8V and 1.2V, VLDO2 selectable
between 1.8V and 1.3V
Device Information(1)
PART NUMBER
PACKAGE
TPS650531
VQFN (24)
TPS650532
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
Typical Application Schematic
TPS65053
VINDCDC1/2
1W
VCC
VIN
22 mF
1 mF
2.2 mH
DCDC1 (I/O)
ENABLE
EN_DCDC1
STEP-DOWN
CONVERTER
L1
FB_DCDC1
R1
PGND1
R2
1000 mA
MODE
Cff
10 mF
Cff
10 mF
2.2 mH
L2
DCDC2 (core)
FB_DCDC2
EN_DCDC2
STEP-DOWN
CONVERTER
R3
R4
PGND2
600 mA
2 Applications
Cell Phones, Smart Phones
WLAN
PDAs, Pocket PCs, GPS
OMAP™ and Low-Power DSP Supply
Portable Media Players
Digital Cameras
Satellite Radio Modules
4.00 mm x 4.00 mm
TPS65058
ENABLE
•
•
•
•
•
•
•
BODY SIZE (NOM)
TPS65053
VIN
2.2 mF
ENABLE
VLDO1
VIN_LDO1
EN_LDO1
VLDO1
400 mA LDO
FB1
R5
4.7 mF
R6
VIN
VIN_LDO2/3
VLDO2
2.2 mF
ENABLE
EN_LDO2
200 mA LDO
VLDO2
FB2
R7
2.2 mF
R8
ENABLE
EN_LDO3
VLDO3
VLDO3
2.2 mF
200 mA LDO
I/O voltage
THRESHOLD
Reset
R19
RESET
AGND
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPS650531, TPS650532
TPS65053, TPS65058
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
5
6.1
6.2
6.3
6.4
6.5
6.6
6.7
5
5
5
6
6
7
9
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Dissipation Ratings ..................................................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
Detailed Description ............................................ 13
7.1 Overview ................................................................. 13
7.2 Functional Block Diagrams ..................................... 14
7.3 Feature Description................................................. 16
7.4 Device Functional Modes........................................ 20
8
Application and Implementation ........................ 21
8.1 Application Information............................................ 21
8.2 Typical Application ................................................. 21
9 Power Supply Recommendations...................... 26
10 Layout................................................................... 26
10.1 Layout Guidelines ................................................. 26
10.2 Layout Example .................................................... 27
11 Device and Documentation Support ................. 28
11.1
11.2
11.3
11.4
11.5
Device Support ....................................................
Related Links ........................................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
28
28
28
28
28
12 Mechanical, Packaging, and Orderable
Information ........................................................... 28
4 Revision History
Changes from Revision C (June 2009) to Revision D
•
Page
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section .................................................................................................. 1
Changes from Revision B (February 2008) to Revision C
•
Page
Changed devices TPS650531 and TPS650532 to the Features and Ordering Information table. ........................................ 1
Changes from Revision A (September 2007) to Revision B
•
Page
Changed the Functional Block Diagram - DCDC1 (I/O) Step-Down Converter From: 600 mA To: 1000 mA. .................... 14
Changes from Original (March 2007) to Revision A
Page
•
Added Output voltage range for LDO1, LDO2 and LDO3 to the Abs Max table.................................................................... 5
•
Changed Output voltage range for LDO1 and LDO2 In the ROC table From: Max = VINLDO1, VINLDO2 To: 3.6V ................... 5
2
Submit Documentation Feedback
Copyright © 2007–2015, Texas Instruments Incorporated
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
TPS650531, TPS650532
TPS65053, TPS65058
www.ti.com
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
5 Pin Configuration and Functions
PGND1
L1
VINDCDC1/2
L2
PGND2
FB_DCDC2
RGE Package - TPS65053x
24 Pins
Top View
18 17 16 15 14 13
FB_DCDC1
EN_DCDC1
EN_DCDC2
EN_LDO1
MODE
AGND
12
11
10
9
8
7
19
20
21
22
23
24
EN_LDO3
EN_LDO2
RESET
VLDO3
VINLDO2/3
VLDO2
Vcc
VIN_LDO1
VLDO1
FB_LDO1
THRESH
FB_LDO2
1 2 3 4 5 6
FB_DCDC2
PGND1
L1
VINDCDC1/2
L2
PGND2
RGE Package - TPS65058
24 Pins
Top View
18 17 16 15 14 13
FB_DCDC1
EN_DCDC1
EN_DCDC2
EN_LDO1
MODE
AGND
12
11
10
9
8
7
19
20
21
22
23
24
EN_LDO3
EN_LDO2
RESET
VLDO3
VINLDO2/3
VINLDO2
VCC
VIN_LDO1
VLDO1
DEF_LDO
DEF_DCDC2
VCC
1 2 3 4 5 6
Copyright © 2007–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
3
TPS650531, TPS650532
TPS65053, TPS65058
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
www.ti.com
Pin Functions
PIN
NAME
TPS65053,
TPS650531,
TPS650532
TPS65058
AGND
24
24
I
Analog GND, connect to PGND and PowerPAD™
DEF_DCDC2
—
5
I
Switches output votlage at DCDC2, logic HIGH = 1.8V, logic LOW = 1.2V
DEF_LDO
—
4
I
EN_DCDC1
20
20
I
Enable Input for converter 1, active high
EN_DCDC2
21
21
I
Enable Input for converter 2, active high
EN_LDO1
22
22
I
Enable input for LDO1. Logic high enables the LDO, logic low disables the LDO.
EN_LDO2
11
11
I
Enable input for LDO2. Logic high enables the LDO, logic low disables the LDO.
EN_LDO3
12
12
I
Enable input for LDO3. Logic high enables the LDO, logic low disables the LDO.
FB_DCDC1
19
19
I
Input to adjust output voltage of converter 1 between 0.6 V and VI. Connect
external resistor divider between VOUT1, this pin and GND.
FB_DCDC2
13
13
I
Input to adjust output voltage of converter 2 between 0.6V and VIN. Connect
external resistor divider between VOUT2, this pin and GND.
FB_LDO1
4
—
1
Feedback input for the external voltage divider.
I/O
DESCRIPTION
Switches output votlage at LDO2, logic HIGH = 1.8V, logic LOW = 1.2V
Switches output votlage at LDO3, logic HIGH = 1.8V, logic LOW = 1.3V
FB_LDO2
6
—
I
Feedback input for the external voltage divider.
L1
17
17
O
Switch pin of converter 1. Connected to Inductor
L2
15
15
O
Switch Pin of converter 2. Connected to Inductor.
MODE
23
23
I
Select between Power Save Mode and forced PWM Mode for DCDC1 and
DCDC2. In Power Save Mode, PFM is used at light loads, PWM for higher
loads. If PIN is set to high level, forced PWM Mode is selected. If Pin has low
level, then the device operates in Power Save Mode.
PGND1
18
18
I
GND for converter 1
PGND2
14
14
I
GND for converter 2
PowerPAD™
—
—
—
VCC
1
1, 6
I
Power supply for digital and analog circuitry of DCDC1, DCDC2 and LDOs. This
pin must be connected to the same voltage supply as VINDCDC1/2.
VINDCDC1/2
16
16
I
Input voltage for VDCDC1 and VDCDC2 step-down converter. This must be
connected to the same voltage supply as VCC.
VINLDO1
2
2
I
Input voltage for LDO1
VINLDO2/3
8
8
I
Input voltage for LDO2 and LDO3
VLDO1
3
3
O
Output voltage of LDO1
VLDO2
7
7
O
Output voltage of LDO2
VLDO3
9
9
O
Output voltage of LDO3
THRESHOLD
5
—
I
Reset input
RESET
10
10
O
Open drain active low reset output, 100 ms reset delay time.
4
Submit Documentation Feedback
Connect to GND
Copyright © 2007–2015, Texas Instruments Incorporated
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
TPS650531, TPS650532
TPS65053, TPS65058
www.ti.com
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN
MAX
UNIT
–0.3
7
V
Input voltage on EN_LDO1 pin with respect to AGND
–0.3
Vcc + 0.5
V
Current at VINDCDC1/2, L1, PGND1, L2, PGND2
1800
1800
mA
Current at all other pins
1000
1000
mA
VO
Output voltage for LDO1, LDO2 and LDO3
–0.3
4.0
V
TA
Operating free-air temperature
–40
85
°C
TJ
Maximum junction temperature
125
°C
Tstg
Storage temperature
150
°C
Input voltage on all pins except AGND, PGND, and EN_LDO1 pins with respect to AGND
VI
II
(1)
–65
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
6.2 ESD Ratings
VALUE
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001
V(ESD)
(1)
(2)
Electrostatic discharge
(1)
UNIT
±2000
Charged-device model (CDM), per JEDEC specification JESD22C101 (2)
V
±500
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with
less than 500-V HBM is possible with the necessary precautions.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with
less than 250-V CDM is possible with the necessary precautions.
6.3 Recommended Operating Conditions
MIN
NOM
MAX
UNIT
VINDCDC1/2
Input voltage range for step-down converters
2.5
6
V
VDCDC1
Output voltage range for VDCDC1 step-down converter for externally adjustable
versions
0.6
VINDCDC1
V
VDCDC2
Output voltage range for VDCDC2 step-down converter for externally adjustable
versions
0.6
VINDCDC2
V
VINLDO1,
VINLDO2/3
Input voltage range for LDOs
1.5
6.5
V
1
3.6
V
Output voltage range for LDO1 and LDO2 for externally adjustable versions
VLDO1-2
Output voltage for LDO1 on TPS65058
Output voltage for LDO2 on TPS65058 (DEF_LDO = 1 / 0)
VLDO3
Output voltage for LDO3 on TPS650531
1.2
Output voltage for LDO3 on TPS650532
1.5
Output current at L1 for TPS65058
1.5
Input capacitor at VINDCDC1/2
COUTDCDC1
Output capacitor at VDCDC1
(1)
(1)
(1)
V
1.8 /
1.3
Output current at L1 for TPS65053, TPS650531, TPS650532
CINDCDC1/2
IOUTDCDC2
V
1.3
Inductor at L1 (1)
L1
V
Output voltage for LDO3 on TPS65053
Output voltage for LDO3 on TPS65058 (DEF_LDO = 1 / 0)
IOUTDCDC1
3.3
1.8 /
1.2
V
1000
mA
600
mA
μH
2.2
μF
22
10
Output current at L2 for TPS65053
μF
22
600
Output current at L2 for TPS650531, TPS650532, TPS65058
mA
1000
See the Application Information section of this data sheet for more details.
Copyright © 2007–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
5
TPS650531, TPS650532
TPS65053, TPS65058
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
www.ti.com
Recommended Operating Conditions (continued)
L2
Inductor at L2 (1)
COUTDCDC2
Output capacitor at VDCDC2
(1)
MIN
NOM
1.5
2.2
μH
10
22
μF
(1)
MAX
UNIT
1
μF
2.2
μF
4.7
μF
2.2
μF
CVCC
Input capacitor at VCC
Cin1-2
Input capacitor at VINLDO1, VINLDO2/3
COUT1
Output capacitor at VLDO1
COUT2-3
Output capacitor at VLDO2-3
ILDO1
Output current at VLDO1
400
mA
ILDO2,3
Output current at VLDO2,3
200
mA
TA
Operating ambient temperature range
–40
85
°C
TJ
Operating junction temperature range
–40
125
°C
RCC
Resistor from battery voltage to VCC used for filtering (2)
10
Ω
(2)
(1)
(1)
(1)
1
Up to 2 mA can flow into VCC when both converters are running in PWM, this resistor causes the UVLO threshold to be shifted
accordingly.
6.4 Thermal Information
TPS65053
THERMAL METRIC
(1)
VQFN
UNIT
24 PINS
RθJA
Junction-to-ambient thermal resistance
31.4
RθJC(top)
Junction-to-case (top) thermal resistance
29.0
RθJB
Junction-to-board thermal resistance
8.2
ψJT
Junction-to-top characterization parameter
0.3
ψJB
Junction-to-board characterization parameter
8.2
RθJC(bot)
Junction-to-case (bottom) thermal resistance
1.6
(1)
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
6.5 Dissipation Ratings
PACKAGE
RGE
(1)
6
RθJA
(1)
TA ≤ 25°C
POWER RATING
DERATING FACTOR
ABOVE TA = 25°C
TA = 70°C
POWER RATING
TA = 85°C
POWER RATING
2.8 W
28 mW/K
1.57 W
1.14 W
35 K/W
The thermal resistance junction to case of the RGE package is 2 K/W measured on a high K board.
Submit Documentation Feedback
Copyright © 2007–2015, Texas Instruments Incorporated
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
TPS650531, TPS650532
TPS65053, TPS65058
www.ti.com
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
6.6 Electrical Characteristics
Vcc = VINDCDC1/2 = 3.6V, EN = Vcc, MODE = GND, L = 2.2μH, COUT = 22μF, TA = –40°C to 85°C typical values
are at TA = 25°C (unless otherwise noted).
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
SUPPLY CURRENT
Vcc
IQ
IQ
Input voltage range
2.5
Operating quiescent current
Total current into VCC, VINDCDC1/2,
VINLDO1, VINLDO2/3
Operating quiescent current into VCC
6
V
20
30
μA
Two converters, IOUT = 0 mA, PFM mode enabled
(Mode = 0) device not switching,
EN_DCDC1 = Vin AND EN_DCDC2 = Vin;
EN_LDO1 = EN_LDO2 = EN_LDO3 = GND
32
40
μA
One converter, IOUT = 0 mA, PFM mode enabled
(Mode = GND) device not switching,
EN_DCDC1 = Vin OR EN_DCDC2 = Vin;
EN_LDO1 = EN_LDO2 = EN_LDO3 = Vin
145
210
μA
One converter, IOUT = 0 mA, Switching with no load
(Mode = Vin), PWM operation
EN_DCDC1 = Vin OR EN_DCDC2 = Vin;
EN_LDO1 = EN_LDO2 = EN_LDO3 = GND
0.85
mA
Two converters, IOUT = 0 mA, Switching with no load
(Mode = Vin), PWM operation
EN_DCDC1 = Vin AND EN_DCDC2 = Vin;
EN_LDO1 = EN_LDO2 = EN_LDO3 = GND
1.25
mA
One converter, IOUT = 0 mA.PFM mode enabled
(Mode = GND) device not switching,
EN_DCDC1 = Vin OR EN_DCDC2 = Vin;
EN_LDO1= EN_LDO2 = EN_LDO3 = GND
I(SD)
Shutdown current
EN_DCDC1 = EN_DCDC2 = GND
EN_LDO1 = EN_LDO2 = EN_LDO3 = GND
UVLO
Undervoltage lockout threshold for DCDC
converters and LDOs
Voltage at VCC
9
12
μA
1.8
2
V
EN_DCDC1, EN_DCDC2, EN_LDO1, EN_LDO2, EN_LDO3, MODE
VIH
High-level input voltage
MODE, EN_DCDC1, EN_DCDC2, EN_LDO1, EN_LDO2,
EN_LDO3
1.2
VCC
V
VIL
Low-level input voltage
MODE, EN_DCDC1, EN_DCDC2, EN_LDO1, EN_LDO2,
EN_LDO3
0
0.4
V
IIN
Input bias current
MODE, EN_DCDC1, EN_DCDC2, EN_LDO1, EN_LDO2,
EN_LDO3, MODE = GND or VIN
0.01
1
μA
VINDCDC1/2 = 3.6 V
280
630
VINDCDC1/2 = 2.5 V
400
VINDCDC1/2 = 3.6 V
250
350
VINDCDC1/2 = 2.5 V
380
500
450
POWER SWITCH
rDS(on) High
Side
P-channel MOSFET on
resistance for TPS65053,
TPS650531, TPS650532
DCDC1,
DCDC2
P-channel MOSFET on
resistance for TPS65058
DCDC1,
DCDC2
ILD_PMOS
P-channel leakage current
V(DS) = 6 V
DCDC1,
DCDC2
VINDCDC1/2 = 3.6 V
220
rDS(on) Low-
N-channel MOSFET on
resistance for TPS65053,
TPS650531, TPS650532
VINDCDC1/2 = 2.5 V
320
N-channel MOSFET on
resistance for TPS65058
DCDC1,
DCDC2
VINDCDC1/2 = 3.6 V
180
VINDCDC1/2 = 2.5 V
250
Side
ILK_NMOS
N-channel leakage current
1
Forward Current Limit
PMOS (High-Side) and
NMOS (Low side)
DCDC1
(TPS65058)
DCDC2
(TPS65053)
μA
mΩ
mΩ
7
10
μA
1.19
1.4
1.65
0.85
1
1.15
0.85
1
1.15
1.19
1.4
1.65
2.5 V ≤ VIN ≤ 6 V
A
DCDC2
(TPS650531,
TPS650532,
TPS65058)
TSD
mΩ
250
V(DS) = 6 V
DCDC1
(TPS65053,
TPS650531,
TPS650532)
I(LIMF)
mΩ
Thermal shutdown
Increasing junction temperature
150
°C
Thermal shutdown hysteresis
Decreasing junction temperature
20
°C
Copyright © 2007–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
7
TPS650531, TPS650532
TPS65053, TPS65058
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
www.ti.com
Electrical Characteristics (continued)
Vcc = VINDCDC1/2 = 3.6V, EN = Vcc, MODE = GND, L = 2.2μH, COUT = 22μF, TA = –40°C to 85°C typical values
are at TA = 25°C (unless otherwise noted).
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
2.025
2.25
2.475
MHz
OSCILLATOR
fSW
Oscillator frequency
OUTPUT
VOUT
Output voltage range for externally
adjustable versions
Vref
Reference voltage
VOUT
DC output voltage
accuracy
0.6
VIN
600
DCDC1,
DCDC2 (1)
V
mV
VIN = 2.5 V to 6 V, Mode = GND,
PFM operation, 0 mA < IOUT < IOUTMAX
-2%
0
2%
VIN = 2.5 V to 6 V, Mode = VIN,
PWM operation, 0 mA < IOUT < IOUTMAX
–1%
0
1%
ΔVOUT
Power save mode ripple voltage (2)
IOUT = 1 mA, Mode = GND, VO = 1.3 V,
Bandwidth = 20 MHz
25
mVPP
tStart
Start-up time
Time from active EN to Start switching
170
μs
tRamp
VOUT Ramp up Time
Time to ramp from 5% to 95% of VOUT
750
RESET delay time
Input voltage at threshold pin rising
RESET output low voltage
IOL = 1 mA, Vthreshold < 1 V
VOL
80
μs
120
0.2
RESET sink current
Vth
100
RESET output leakage current
(Vthreshold > 1 V for TPS65053, TPS650531, TPS650532)
Threshold voltage TPS65053, TPS650531,
TPS650532
falling voltage
0.98
ms
V
1
mA
10
nA
1
1.02
V
1.5
6.5
V
1
3.6
V
VLDO1, VLDO2, VLDO3 LOW DROPOUT REGULATORS
VINLDO
Input voltage range for LDO1, LDO2,
LDO3
VLDO1
LDO1 output voltage range for TPS65053,
TPS650531, TPS650532
LDO1 output voltage for TPS65058
VLDO2
LDO2 output voltage for TPS65058
VLDO3
V(FB)
PSRR
3.6
LDO3 output voltage for TPS65053
1.3
LDO3 output voltage for TPS650531
1.2
LDO3 output voltage for TPS650532
1.5
LDO3 output voltage for TPS65058
DEF_LDO = 1 / 0
Feedback voltage for FB_LDO1, FB_LDO2
for externally adjustable versions
V
1.8 /
1.2
DEF_LDO = 1 / 0
V
V
V
1.8 /
1.3
1
V
400
Maximum output current for LDO2, LDO3
I(SC)
8
1
Maximum output current for LDO1
IO
(1)
(2)
3.3
LDO2 output voltage range for TPS65053,
TPS650531, TPS650532
mA
200
mA
LDO1 short-circuit current limit
VLDO1 = GND
850
mA
LDO2 & LDO3 short-circuit current limit
VLDO2 = GND, VLDO3 = GND
420
mA
Dropout voltage at LDO1
IO = 400 mA, VINLDO1 = 1.8 V
280
mV
Dropout voltage at LDO2, LDO3
IO = 200 mA, VINLDO2/3 = 1.8 V
280
mV
Output voltage accuracy for LDO1, LDO2,
LDO3(1)
IO = 10 mA
–2%
1%
Line regulation for LDO1, LDO2, LDO3
VINLDO1,2 = VLDO1,2 + 0.5 V (min. 2.5 V) to 6.5V, IO = 10 mA
–1%
1%
Load regulation for LDO1, LDO2, LDO3
IO = 0 mA to 400 mA for LDO1
IO = 0 mA to 200 mA for LDO2, LDO3
–1%
1%
Regulation time for LDO1, LDO2, LDO3
Load change from 10% to 90%
25
μs
Regulation time for LDO1, LDO2, LDO3 for
Load change from 10% to 90%
TPS65058
10
μs
Power Supply Rejection Ratio
f = 10 kHz; IO = 50 mA; VI = VO + 1 V
Output voltage specification does not include tolerance of external voltage programming resistors.
In Power Save Mode, operation is typically entered at IPSM = VIN / 32 Ω.
Submit Documentation Feedback
Copyright © 2007–2015, Texas Instruments Incorporated
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
TPS650531, TPS650532
TPS65053, TPS65058
www.ti.com
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
Electrical Characteristics (continued)
Vcc = VINDCDC1/2 = 3.6V, EN = Vcc, MODE = GND, L = 2.2μH, COUT = 22μF, TA = –40°C to 85°C typical values
are at TA = 25°C (unless otherwise noted).
PARAMETER
R(DIS)
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Internal discharge resistor at VLDO1,
VLDO2, VLDO3
Active when LDO is disabled
350
Ω
Internal discharge resistor at VLDO1,
VLDO2, VLDO3 for TPS65058
Active when LDO is disabled
300
Ω
Thermal shutdown
Increasing junction temperature
140
°C
Thermal shutdown hysteresis
Decreasing junction temperature
20
°C
6.7 Typical Characteristics
Table 1. Table Of Graphs for TPS6505xx
FIGURE
η
Efficiency converter 1
vs Load current PWM/PFM mode
Figure 1
η
Efficiency converter 1
vs Load current PWM mode
Figure 2
η
Efficiency converter 2
vs Load current PWM/PFM mode
Figure 3
η
Efficiency converter 2
vs Load current PWM mode
Figure 4
Output voltage ripple in PFM mode
Scope plot
Figure 5
Output voltage ripple in PWM mode
Scope plot
Figure 6
DCDC1, DCDC2, LDO1 startup timing
Scope plot
Figure 7
LDO1 to LDO3 startup timing
Scope plot
Figure 8
DCDC1 Load transient response in PWM mode
Scope plot
Figure 9
DCDC1 Load transient response in PFM mode
Scope plot
Figure 10
DCDC2 Load transient response in PWM mode
Scope plot
Figure 11
DCDC2 Load transient response in PFM mode
Scope plot
Figure 12
DCDC1 Line transient response in PWM mode
Scope plot
Figure 13
DCDC2 Line transient response in PWM mode
Scope plot
Figure 14
LDO1 Load transient response
Scope plot
Figure 15
LDO3 Load transient response
Scope plot
Figure 16
LDO1 Line transient response
Scope plot
Figure 17
LDO1 Power supply rejection ratio
vs frequency
Figure 18
100
100
90
90
80
70
5V
60
4.2 V
3.8 V
70
Efficiency − %
Efficiency − %
80
3.4 V
50
40
3.8 V
50
3.4 V
30
20
20
10
10
0.1
0.001
0.01
IO − Output Current − A
1
10
Figure 1. Efficiency vs Output Current
Copyright © 2007–2015, Texas Instruments Incorporated
4.2 V
40
30
0
0.0001
5V
60
0
0.0001
0.1
0.001
0.01
IO − Output Current − A
1
10
Figure 2. Efficiency vs Output Current
Submit Documentation Feedback
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
9
TPS650531, TPS650532
TPS65053, TPS65058
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
www.ti.com
100
100
90
3.8 V
Efficiency - %
50
40
5V
60
50
4.2 V
40
30
30
20
20
10
10
0
0.0001
0.001
0.01
0.1
IO - Output Current - A
0
0.0001
1
Figure 3. Efficiency vs Output Current
0.001
0.01
0.1
IO - Output Current - A
1
Figure 4. Efficiency vs Output Current
CH1 (VDCDC1 = 3.3 V)
CH1 (VDCDC2 = 1.5 V)
CH4 (IL DCDC1 = 600 mA)
200 mA/div
100 mA/div
20 mV/div
20 mV/div
CH1 (VDCDC1 = 3.3 V)
CH2 (VDCDC2 = 1.5 V)
3.8 V
20 mV/div
5V
60
CH3 (IL DCDC2 = 600 mA)
CH4 (IL DCDC1 = 80 mA)
200 mA/div
CH3 (IL DCDC2 = 80 mA)
t − Time = 2 ms/div
CH1: EN_DCDC1/2, ENLDO1, Load = 600 mA
t − Time = 500 ns/div
Figure 6. Output Voltage Ripple PWM Mode = High
5 V/div
Figure 5. Output Voltage Ripple PWM/PFM Mode = Low
CH4 (ENLDO1,2,3)
CH1 (VLDO1)
CH4: VLDO1
CH2 (VLDO2)
1 V/div
Efficiency - %
70
4.2 V
70
20 mV/div
3.3 V
80
80
100 mA/div
90
3.3 V
1 V/div
CH3: VDCD2
CH3 (VLDO3)
1 V/div
CH2: VDCDC1
t − Time = 40 ms/div
Figure 7. DCDC1 Startup Timing
10
Submit Documentation Feedback
Figure 8. LDO1 to LDO3 Startup Timing
Copyright © 2007–2015, Texas Instruments Incorporated
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
TPS650531, TPS650532
TPS65053, TPS65058
50 mV/div
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
50 mV/div
www.ti.com
CH1 (VDCDC1)
CH1 (VDCDC1)
CH2
I(DCDC1)
200 mA/div
200 mA/div
CH2
I(DCDC1)
t − Time = 100 ms/div
t − Time = 100 ms/div
Figure 10. DCDC1 Load Transient Response
50 mV/div
50 mV/div
Figure 9. DCDC1 Load Transient Response
CH1 (VDCDC2)
CH1 (VDCDC2)
CH2
I(DCDC2)
200 mA/div
200 mA/div
CH2
I(DCDC2)
t − Time = 100 ms/div
t − Time = 100 ms/div
Figure 11. DCDC2 Load Transient Response
CH1
VIN (VDCDC1)
CH1
VIN (VDCDC2)
20 mV/div
500 mV/div
500 mV/div
20 mV/div
Figure 12. DCDC2 Load Transient Response
CH2 (VDCDC1)
t − Time = 100 ms/div
Figure 13. DCDC1 Line Transient Response
Copyright © 2007–2015, Texas Instruments Incorporated
CH2 (VDCDC2)
t − Time = 100 ms/div
Figure 14. DCDC2 Line Transient Response
Submit Documentation Feedback
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
11
TPS650531, TPS650532
TPS65053, TPS65058
50 mV/div
www.ti.com
CH1 (VLDO1)
CH2
I(LDO1)
CH1 (VLDO3)
200 mA/div
200 mA/div
50 mV/div
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
CH2
I(LDO3)
t − Time = 200 ms/div
t − Time = 100 ms/div
Figure 15. LDO1 Load Transient Response
Figure 16. LDO3 Load Transient Response
100
90
Rejection Ratio - dB
500 mV/div
20 mV/div
80
CH1
VIN (LDO1)
CH2 (VLDO1)
70
60
50
40
30
20
10
0
10
t − Time = 100 ms/div
Figure 17. LDO1 Line Transient Response
12
Submit Documentation Feedback
100
1k
10 k
100 k
f - Frequency - Hz
1M
10 M
Figure 18. LDO1 Power Supply Rejection Ratio vs
Frequency
Copyright © 2007–2015, Texas Instruments Incorporated
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
TPS650531, TPS650532
TPS65053, TPS65058
www.ti.com
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
7 Detailed Description
7.1 Overview
The TPS6505xx include two synchronous step-down converters. The converters operate with 2.25 MHz fixed
frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents the
converters automatically enter Power Save Mode and operate with PFM (Pulse Frequency Modulation).
During PWM operation the converters use a unique fast response voltage mode controller scheme with input
voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output
capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch is
turned on and the inductor current ramps up until the comparator trips and the control logic turns off the switch.
The current limit comparator will also turn off the switch in case the current limit of the P-channel switch is
exceeded. After the adaptive dead time prevents shoot through current, the N-channel MOSFET rectifier is
turned on and the inductor current ramps down. The next cycle is initiated by the clock signal again turning off
the N-channel rectifier and turning on the P-channel switch.
The two DC-DC converters operate synchronized to each other, with converter 1 as the master. A 180 ° phase
shift between Converter 1 and Converter 2 decreases the input RMS current. Therefore smaller input capacitors
can be used.
The converters output voltage is set by an external resistor divider connected to FB_DCDC1 or FB_DCDC2,
respectively. See Application and Implementation for more details.
Copyright © 2007–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
13
TPS650531, TPS650532
TPS65053, TPS65058
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
www.ti.com
7.2 Functional Block Diagrams
TPS65053
VINDCDC1/2
1W
VCC
VIN
22 mF
1 mF
2.2 mH
DCDC1 (I/O)
ENABLE
EN_DCDC1
STEP-DOWN
CONVERTER
L1
R1
FB_DCDC1
PGND1
10 mF
Cff
10 mF
R2
1000 mA
MODE
Cff
2.2 mH
L2
DCDC2 (core)
FB_DCDC2
EN_DCDC2
STEP-DOWN
CONVERTER
ENABLE
R3
R4
PGND2
600 mA
VIN
2.2 mF
ENABLE
VLDO1
VIN_LDO1
VLDO1
EN_LDO1
400 mA LDO
FB1
R5
4.7 mF
R6
VIN
VIN_LDO2/3
VLDO2
2.2 mF
ENABLE
EN_LDO2
200 mA LDO
VLDO2
FB2
R7
2.2 mF
R8
ENABLE
EN_LDO3
VLDO3
VLDO3
2.2 mF
200 mA LDO
I/O voltage
THRESHOLD
Reset
R19
RESET
AGND
Figure 19. TPS65053 Functional Block Diagram
14
Submit Documentation Feedback
Copyright © 2007–2015, Texas Instruments Incorporated
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
TPS650531, TPS650532
TPS65053, TPS65058
www.ti.com
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
Functional Block Diagrams (continued)
10 W
VIN
VINDCDC1/2
VCC
22 mF
1 mF
ENABLE
VIN
2.2 mH
EN_DCDC1
DCDC1 (I/O)
STEP-DOWN
CONVERTER
600 mA
MODE
L1
3.3 V
FB_DCDC1
10 mF
PGND1
PGOOD1
2.2 mF
DCDC2 (core)
ENABLE
Voltage
Switching (1/0)
EN_DCDC2
DEF_DCDC2
1.8V / 1.2V
L2
FB_DCDC2
STEP-DOWN
CONVERTER
1A
10 mF
PGND2
PGOOD2
VIN
2.2 mF
ENABLE
Voltage
Switching (1/0)
VIN
2.2 mF
ENABLE
ENABLE
VLDO1
VIN_LDO1
3.3 V / 3.3 V
VLDO1
4.7 mF
EN_LDO1
400 mA LDO
DEF_LDO
VIN_LDO2/3
VLDO2
EN_LDO2
VLDO2
1.8 V / 1.2 V
2.2 mF
200 mA LDO
EN_LDO3
VLDO3
VLDO3
1.8 V / 1.3 V
2.2 mF
200 mA LDO
I/O Voltage
RESET
R19
RESET
AGND
Figure 20. TPS65058 Functional Block Diagram
Copyright © 2007–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
15
TPS650531, TPS650532
TPS65053, TPS65058
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
www.ti.com
7.3 Feature Description
7.3.1 Power Save Mode
The Power Save Mode is enabled with Mode Pin set to low. If the load current decreases, the converters will
enter Power Save Mode operation automatically. During Power Save Mode the converters operate with reduced
switching frequency in PFM mode and with a minimum quiescent current to maintain high efficiency. The
converter will position the output voltage typically 1% above the nominal output voltage. This voltage positioning
feature minimizes voltage drops caused by a sudden load step.
In order to optimize the converter efficiency at light load the average current is monitored and if in PWM mode
the inductor current remains below a certain threshold, then Power Save Mode is entered. The typical threshold
can be calculated according to:
Average output current threshold to enter PFM mode:
VINDCDC
I PFM_enter =
32 Ω
(1)
Average output current threshold to leave PFM mode:
VINDCDC
I PFM_leave =
24Ω
(2)
During the Power Save Mode the output voltage is monitored with a comparator. As the output voltage falls
below the skip comparator threshold (skip comp) of VOUTnominal +1%, the P-channel switch will turn on and the
converter effectively delivers a constant current as defined above. If the load is below the delivered current then
the output voltage will rise until the same threshold is crossed again, whereupon all switching activity ceases,
hence reducing the quiescent current to a minimum until the output voltage has dropped below the threshold
again. If the load current is greater than the delivered current then the output voltage will fall until it crosses the
skip comparator low (Skip Comp Low) threshold set to 1% below nominal Vout, whereupon Power Save Mode is
exited and the converter returns to PWM mode.
These control methods reduce the quiescent current typically to 12μA per converter and the switching frequency
to a minimum thereby achieving the highest converter efficiency. The PFM mode operates with very low output
voltage ripple. The ripple depends on the comparator delay and the size of the output capacitor; increasing
capacitor values will make the output ripple tend to zero.
The Power Save Mode can be disabled by driving the MODE pin high. Both converters will operate in fixed PWM
mode. Power Save Mode Enable/Disable applies to both converters.
7.3.1.1 Dynamic Voltage Positioning
This feature reduces the voltage under/overshoots at load steps from light to heavy load and vice versa. It is
activated in Power Save Mode operation when the converter runs in PFM Mode. It provides more headroom for
both the voltage drop at a load step increase and the voltage increase at a load throw-off. This improves load
transient behavior.
At light loads, in which the converters operate in PFM Mode, the output voltage is regulated typically 1% higher
than the nominal value. In case of a load transient from light load to heavy load, the output voltage will drop until
it reaches the skip comparator low threshold set to –1% below the nominal value and enters PWM mode. During
a load throw off from heavy load to light load, the voltage overshoot is also minimized due to active regulation
turning on the N-channel switch.
16
Submit Documentation Feedback
Copyright © 2007–2015, Texas Instruments Incorporated
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
TPS650531, TPS650532
TPS65053, TPS65058
www.ti.com
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
Feature Description (continued)
Smooth
increased load
+1%
PFM Mode
light load
Fast load transient
PFM Mode
light load
VOUT_NOM
PWM Mode
medium/heavy load
PWM Mode
medium/heavy load
-1%
COMP_LOW threshold
Figure 21. Dynamic Voltage Positioning
7.3.1.2 Soft Start
The two converters have an internal soft start circuit that limits the inrush current during start-up. During soft
start, the output voltage ramp up is controlled as shown in Figure 22.
EN
95%
5%
VOUT
tStart
tRAMP
Figure 22. Soft Start
7.3.1.3 100% Duty Cycle Low Dropout Operation
The converters offer a low input to output voltage difference while still maintaining operation with the use of the
100% duty cycle mode. In this mode the P-channel switch is constantly turned on. This is particularly useful in
battery-powered applications to achieve longest operation time by taking full advantage of the whole battery
voltage range, i.e. The minimum input voltage to maintain regulation depends on the load current and output
voltage and can be calculated as:
Vin min + Vout max ) Iout max
ǒRDSonmax ) R LǓ
where
•
•
•
•
Ioutmax = maximum output current plus inductor ripple current
RDSonmax = maximum P-channel switch rDS(on)
RL = DC resistance of the inductor
Voutmax = nominal output voltage plus maximum output voltage tolerance
(3)
With decreasing load current, the device automatically switches into pulse skipping operation in which the power
stage operates intermittently based on load demand. By running cycles periodically the switching losses are
minimized and the device runs with a minimum quiescent current maintaining high efficiency.
In power save mode the converter only operates when the output voltage trips below its nominal output voltage.
It ramps up the output voltage with several pulses and goes again into power save mode once the output voltage
exceeds the nominal output voltage.
Copyright © 2007–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
17
TPS650531, TPS650532
TPS65053, TPS65058
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
www.ti.com
Feature Description (continued)
7.3.1.4 Undervoltage Lockout
The undervoltage lockout circuit prevents the device from malfunctioning by disabling the converter at low input
voltages and from excessive discharge of the battery. The undervoltage lockout threshold is typically 1.8 V, max
2 V.
7.3.2 Mode Selection
The MODE pin allows mode selection between forced PWM Mode and power Save Mode for both converters.
Connecting this pin to GND enables the automatic PWM and power save mode operation. The converters
operate in fixed frequency PWM mode at moderate to heavy loads and in the PFM mode during light loads,
maintaining high efficiency over a wide load current range.
Pulling the MODE pin high forces both converters to operate constantly in the PWM mode even at light load
currents. The advantage is the converters operate with a fixed frequency that allows simple filtering of the
switching frequency for noise sensitive applications. In this mode, the efficiency is lower compared to the power
save mode during light loads. For additional flexibility it is possible to switch from power save mode to forced
PWM mode during operation. This allows efficient power management by adjusting the operation of the converter
to the specific system requirements.
7.3.3 Enable
The devices have a separate enable pin for each of the DCDC converters and for each of the LDO to start up
independently. If EN_DCDC1, EN_DCDC2, EN_LDO1, EN_LDO2, EN_LDO3 are set to high, the corresponding
converter starts up with soft start as previously described.
Pulling the enable pin low forces the device into shutdown, with a shutdown quiescent current as defined in the
electrical characteristics. In this mode, the P and N-Channel MOSFETs are turned-off, the and the entire internal
control circuitry is switched-off. If disabled, the outputs of the LDOs are pulled low by internal 350-Ω resistors,
actively discharging the output capacitor. For proper operation the enable pins must be terminated and must not
be left unconnected.
7.3.4 Dynamic Ouput Voltage Scaling
The TPS65058 has the feature: dynamic voltage scaling intended for core processor supply. The voltage scaling
can be used for any application or to simply select the output voltage. The following description applies only to
TPS65058.
The output voltage of the DCDC Converter 2 can be selected by a logic level on pin DEF_DCDC2. The output
voltage can be changed dynamically during operation. The slew rate of the change of output voltage is controlled
on DCDC2 to be 9.6mV/μs.
The output voltages on the LDOs can also be changed dynamically between two voltages by changing the logic
level on pin DEF_LDO.
The output voltage options are:
Table 2. Output Voltage Selection
18
DEF_LDO
1
0
LDO1
3.3 V
3.3 V
LDO2
1.8 V
1.2 V
LDO3
1.8 V
1.3 V
DEF_DCDC2
1
0
DCDC2
1.8 V
1.2 V
Submit Documentation Feedback
Copyright © 2007–2015, Texas Instruments Incorporated
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
TPS650531, TPS650532
TPS65053, TPS65058
www.ti.com
7.3.5
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
RESET on the TPS65053x
The TPS65053x contain circuitry that can generate a reset pulse for a processor with a 100 ms delay time. The
input voltage at a comparator is sensed at an input called THRESHOLD. When the voltage exceeds the 1V
threshold, the output goes high after a 100 ms delay time. This circuitry is functional as soon as the supply
voltage at Vcc exceeds the undervoltage lockout threshold. The RESET circuitry is active even if all DCDC
converters and LDOs are disabled.
Vbat
threshold
Reset
+
-
100 ms
delay
Vref =1 V
Vbat
Threshold
Comparator
Output (Internal)
Reset
TNRESPWRON
Figure 23. RESET Pulse Circuit for TPS65053x
7.3.6 RESET Generation and Output Monitoring on the TPS65058
The TPS65058 contains a monitor circuitry that monitors the outputs of the DCDC converters and applies a reset
pulse to the RESET pin. As soon as the supply voltage on the VCC pin is above the undervoltage lockout
threshold, the RESET pin is pulled low. After the enabling of both DCDC converters, the output voltages are
monitored. When both outputs are within 95% of the desired output voltage, the reset timer is started and after a
delay of 100ms the Reset output is switched to high impedance. If one of the output voltages is outside of the
regulation band (90% of the desired value) the RESET pin remains to be pulled to ground. After both outputs are
back in regulation, the 100ms timer is started, and after 100ms the RESET output is again switched to high
impedance.
Copyright © 2007–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
19
TPS650531, TPS650532
TPS65053, TPS65058
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
www.ti.com
Figure 24. RESET Pulse Circuit for TPS65058
7.3.7 Short-Circuit Protection
All outputs are short circuit protected with a maximum output current as defined in the Electrical Characteristics.
7.3.8 Thermal Shutdown
As soon as the junction temperature, TJ, exceeds typically 150°C for the DCDC converters, the device goes into
thermal shutdown. In this mode, the P and N-Channel MOSFETs are turned-off. The device continues its
operation when the junction temperature falls below the thermal shutdown hysteresis again. A thermal shutdown
for one of the DCDC converters will disable both converters simultaneously.
The thermal shutdown temperature for the LDOs are set to typically 140°C. Therefore a LDO which may be used
to power an external voltage will never heat up the chip high enough to turn off the DCDC converters. If one LDO
exceeds the thermal shutdown temperature, all LDOs will turn off simultaneously.
7.4 Device Functional Modes
This device has only one functional mode which is ON. The device enters this state if the device is within the
operational VIN range on the VCC pin. The converters and LDOs can be enabled and/or disabled in this state.
20
Submit Documentation Feedback
Copyright © 2007–2015, Texas Instruments Incorporated
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
TPS650531, TPS650532
TPS65053, TPS65058
www.ti.com
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
This device integrates two step-down converters and three LDOs which can be used to power the voltage rails
needed by a processor or any other application. The PMIC can be controlled via the ENABLE and MODE pins or
sequenced from the VIN using RC delay circuits. There is a logic output, RESET, provide the application
processor or load a logic signal indicating power good or reset.
8.2 Typical Application
TPS 65053
VINDCDC1/2
1W
Vbat
Vbat
VCC
2.2 mH
1 mF
Vbat
22 mF
L1
2.8 V
DCDC1(I/O)
EN_DCDC1
STEP- DOWN
CONVERTER
1A
MODE
FB_DCDC1 R 1
PGND1
Cff
10 mF
R2
2.2 mH
L2
DCDC2(core)
EN_DCDC2
VDCDC1
Vbat
STEP- DOWN
CONVERTER
600 mA
VIN_LDO1
EN_LDO1
VLDO1
400 mA LDO
FB_DCDC2 R 3
PGND2
1.8 V
Cff
R4
VLDO1
FB1
10 mF
1.6 V
R5
4.7 mF
R6
VIN_LDO2/3
VLDO2
EN_LDO2
200 mA LDO
VLDO2
FB2
3.3 V
R7
2.2 mF
R8
EN_LDO3
VLDO3
VLDO3
1.3 V
200 mA LDO
2.2 mF
I/O voltage
VDCDC1
R9
THRESHOLD
R19
Reset
RESET
R10
AGND
Figure 25. Typical Application Schematic
Copyright © 2007–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
21
TPS650531, TPS650532
TPS65053, TPS65058
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
www.ti.com
Typical Application (continued)
8.2.1 Design Requirements
The TPS6505x has only a few design requirements. The check list below lists the design requirements across all
application uses of the device.
• 1-µF Bypass cap on VCC, located as close as possible to the VCC pin to ground.
• VCC and VINDCDC1/2 must be connected to the same voltage supply with minimal voltage difference.
• Input capacitors must be present on the VINDCDC1/2, VIN_LDO1, and VIN_LDO2/3 supplies if used.
• Output filters must be used on the outputs of the DCDC converters if used.
• Output capacitors must be used on the outputs of the LDOs if used.
8.2.2 Detailed Design Procedure
The TPS6505x requires design for each regulator whether DCDC or LDO. First, the output votlage must be
selected or set. Then, each DCDC converter requires an output filter, input capacitor, and feedback circuit and
each LDO requires an output capacitor and input capacitor. The following sections discuss the procedure for
designing for output voltages, DCDCs, and LDOs.
8.2.2.1 DCDC Output Voltage Setting
The output voltage of the DCDC converters can be set by an external resistor network and can be calculated to:
(
)
V OUT = VREF × 1 + R1
R2
(4)
with an internal reference voltage Vref, 0.6 V (typical).
It is recommended to set the total resistance of R1 + R2 to less than 1 MΩ. The resistor network connects to the
input of the feedback amplifier; therefore, need some small feedforward capacitor in parallel to R1. A typical
value of 47 pF is sufficient.
V OUT
– R2
R1 = R2 ×
VFB_DCDC1
)
(
(5)
Table 3. Typical Resistor Values
OUTPUT VOLTAGE
R1
R2
NOMINAL VOLTAGE
TYPICAL CFF
3.3 V
680 kΩ
150 kΩ
3.32 V
47 pF
3.0 V
510 kΩ
130 kΩ
2.95 V
47 pF
2.85 V
560 kΩ
150 kΩ
2.84 V
47 pF
2.5 V
510 kΩ
160 kΩ
2.51 V
47 pF
1.8 V
300 kΩ
150 kΩ
1.80 V
47 pF
1.6 V
200 kΩ
120 kΩ
1.60 V
47 pF
1.5 V
300 kΩ
200 kΩ
1.50 V
47 pF
1.2 V
330 kΩ
330 kΩ
1.20 V
47 pF
8.2.2.2 LDO Output Voltage Setting
The output voltage of LDO1 and LDO2 can be set by an external resistor network and can be calculated to:
V OUT = VREF ×
(1
)
+ R5
R6
(6)
with an internal reference voltage, VREF, typical 1 V.
It is recommended to set the total resistance of R5 + R6 to less than 1 MΩ. Typically, there is no feedforward
capacitor needed at the voltage dividers for the LDOs.
VOUT
+
– R6
V OUT = VFB_LDOx × R5 R6
R5 = R6 ×
R6
VFB_LDOx
(
22
Submit Documentation Feedback
)
(7)
Copyright © 2007–2015, Texas Instruments Incorporated
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
TPS650531, TPS650532
TPS65053, TPS65058
www.ti.com
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
Typical Application (continued)
Table 4. Typical Resistor Values
OUTPUT VOLTAGE
R5
R6
NOMINAL VOLTAGE
3.3 V
300 kΩ
130 kΩ
3.31 V
3V
300 kΩ
150 kΩ
3.00 V
2.85 V
240 kΩ
130 kΩ
2.85 V
2.80 V
360 kΩ
200 kΩ
2.80 V
2.5 V
300 kΩ
200 kΩ
2.50 V
1.8 V
240 kΩ
300 kΩ
1.80 V
1.5 V
150 kΩ
300 kΩ
1.50 V
1.3 V
36 kΩ
120 kΩ
1.30 V
1.2 V
100 kΩ
510 kΩ
1.19 V
1.1 V
33 kΩ
330 kΩ
1.1 V
8.2.2.3 Low Dropout Voltage Regulators
The low dropout voltage regulators are designed to be stable with low value ceramic input and output capacitors.
They operate with input voltages down to 1.5 V. The LDOs offer a maximum dropout voltage of 280mV at rated
output current. Each LDO supports a current limit feature. The LDOs are enabled by the EN_LDO1, EN_LDO2,
and EN_LDO3 pin. The output voltage of LDO1 and LDO2 is set using an external resistor divider whereas
LDO3 has a fixed output voltage of 1.30 V for TPS65053, 1.20 V for TPS650531 and 1.50 V for TPS650532.
The minimum input capacitor on VIN_LDO1 and on VIN_LDO2/3 is 2.2 μF minimum. LDO1 is designed to be
stable with an output capacitor of 4.7 μF minimum; whereas, LDO2 and LDO3 are stable with a minimum
capacitor value of 2.2 μF.
8.2.2.4 DCDC Output Filter Design (Inductor and Output Capacitor)
8.2.2.4.1 Inductor Selection
The two converters operate typically with 2.2-μH output inductor. Larger or smaller inductor values can be used
to optimize the performance of the device for specific operation conditions. For output voltages higher than 2.8 V,
an inductor value of 3.3 μH minimum should be selected, otherwise the inductor current will ramp down too fast
causing imprecise internal current measurement and therefore increased output voltage ripple under some
operating conditions in PFM mode.
The selected inductor has to be rated for its DC resistance and saturation current. The DC resistance of the
inductance will influence directly the efficiency of the converter. Therefore an inductor with lowest DC resistance
should be selected for highest efficiency.
Equation 8 calculates the maximum inductor current under static load conditions. The saturation current of the
inductor should be rated higher than the maximum inductor current as calculated with Equation 8. This is
recommended because during heavy load transient the inductor current will rise above the calculated value.
1 * Vout
DI
Vin
DI L + Vout
I Lmax + I out max ) L
2
L ƒ
where
•
•
•
•
f = Switching Frequency (2.25-MHz typical)
L = Inductor Value
Δ IL = Peak-to-peak inductor ripple current
ILmax = Maximum Inductor current
(8)
The highest inductor current occurs at maximum Vin. Open core inductors have a soft saturation characteristic,
and they can normally handle higher inductor currents versus a comparable shielded inductor.
Copyright © 2007–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
23
TPS650531, TPS650532
TPS65053, TPS65058
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
www.ti.com
A more conservative approach is to select the inductor current rating just for the maximum switch current of the
corresponding converter. It must be considered, that the core material from inductor to inductor differs and will
have an impact on the efficiency especially at high switching frequencies. Refer to Table 5 and the typical
applications for possible inductors.
Table 5. Tested Inductors
INDUCTOR TYPE
INDUCTOR VALUE
SUPPLIER
LPS3010
2.2 μH
Coilcraft
LPS3015
3.3 μH
Coilcraft
LPS4012
2.2 μH
Coilcraft
VLF4012
2.2 μH
TDK
8.2.2.4.2 Output Capacitor Selection
The advanced Fast Response voltage mode control scheme of the two converters allow the use of small ceramic
capacitors with a typical value of 10 μF, without having large output voltage under and overshoots during heavy
load transients. Ceramic capacitors having low ESR values result in lowest output voltage ripple and are
therefore recommended. See the recommended components in Table 4.
If ceramic output capacitors are used, the capacitor RMS ripple current rating will always meet the application
requirements. Just for completeness, the RMS ripple current is calculated as:
1 – Vout
1
Vin ×
I RMSCout = Vout ×
L × ƒ
2 × √3
(9)
At nominal load current, the inductive converters operate in PWM mode and the overall output voltage ripple is
the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and
discharging the output capacitor:
1 – Vout
1
Vin ×
+ ESR
ΔVout = Vout ×
8 × Cout × ƒ
L × ƒ
(10)
)
(
Where the highest output voltage ripple occurs at the highest input voltage Vin.
At light load currents, the converters operate in Power Save Mode and the output voltage ripple is dependent on
the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external
capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage.
8.2.2.5 DCDC Input Capacitor Selection
Because of the nature of the buck converter, having a pulsating input current, a low ESR input capacitor is
required for best input voltage filtering and minimizing the interference with other circuits caused by high input
voltage spikes. The converters need a ceramic input capacitor of 10 μF. The input capacitor can be increased
without any limit for better input voltage filtering.
Table 6. Possible Capacitors For DCDC Converters and LDOS
CAPACITOR VALUE
SIZE
SUPPLIER
TYPE
2.2 μF
0805
TDK C2012X5R0J226MT
Ceramic
2.2 μF
0805
Taiyo Yuden JMK212BJ226MG
Ceramic
10 μF
0805
Taiyo Yuden JMK212BJ106M
Ceramic
10 μF
0805
TDK C2012X5R0J106M
Ceramic
8.2.2.6 Sequencing and Output Logic Signal RESET
To sequence the TPS6505x, the regulators can be sequenced by using the enable pins on each DCDC and
LDO. A sequencer could be used but, simply looping back the output voltages of the preceeding rail to the
enable input of the following rail can sequence the PMIC with minimal cost and solution area. Simple and small
RC delay circuits could be added to create timing delays for enabling if needed.
24
Submit Documentation Feedback
Copyright © 2007–2015, Texas Instruments Incorporated
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
TPS650531, TPS650532
TPS65053, TPS65058
www.ti.com
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
Use the THRESHOLD and RESET feature to provide a logic signal to the application or processor. THRESHOLD
requires a voltage divider if the signal being monitored is desired to trigger RESET at a point higher than 1V.
8.2.3 Application Curves
100
100
90
90
80
70
5V
60
4.2 V
3.8 V
3.4 V
50
40
50
40
30
20
20
10
10
0.1
0.001
0.01
IO − Output Current − A
1
Figure 26. Efficiency Converter 1 on TPS65053
Copyright © 2007–2015, Texas Instruments Incorporated
10
5V
60
30
0
0.0001
4.2 V
70
Efficiency - %
Efficiency − %
80
3.3 V
3.8 V
0
0.0001
0.001
0.01
0.1
IO - Output Current - A
1
Figure 27. Efficiency Converter 2 on TPS65053
Submit Documentation Feedback
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
25
TPS650531, TPS650532
TPS65053, TPS65058
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
www.ti.com
9 Power Supply Recommendations
Any supply between 2.5 V and 6 V will work as long as the power supply can supply enough current at the VIN
voltage that the application demands.
10 Layout
10.1 Layout Guidelines
•
•
•
•
•
•
•
26
The input capacitors for the DCDC converters should be placed as close as possible to the VINDCDC1/2 pin
and the PGND1 and PGND2 pins.
The inductor of the output filter should be placed as close as possible to the device to provide the shortest
switch node possible, reducing the noise emitted into the system and increasing the efficiency.
Sense the feedback voltage from the output at the output capacitors to ensure the best DC accuracy.
Feedback should be routed away from noisey sources such as the inductor. If possible route on the opposing
side as the swiitch node and inductor and place a GND plane between the feedback and the noisey sources
or keepout underneath them entirely.
Place the output capacitors as close as possible to the inductor to reduce the feedback loop as much as
possible. This will ensure best regulation at the feedback point.
Place the device as close as possible to the the most demanding or sensitive load. The output capacitors
should be placed close to the input of the load. This will ensure the best AC performance possible.
The input and output capacitors for the LDOs should be placed close to the device for best regulation
performance.
The use a one common ground plane is recommended for the device layout. The AGND can be separated
from the PGND but, a large low parasitic PGND is required to connect the PGNDx pins to the CIN and
external PGND connections.
Submit Documentation Feedback
Copyright © 2007–2015, Texas Instruments Incorporated
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
TPS650531, TPS650532
TPS65053, TPS65058
www.ti.com
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
10.2 Layout Example
Figure 28. Layout Example Schematic for TPS65053
Copyright © 2007–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
27
TPS650531, TPS650532
TPS65053, TPS65058
SLVS754D – MARCH 2007 – REVISED JANUARY 2015
www.ti.com
11 Device and Documentation Support
11.1 Device Support
For device support, submit questions to the E2E forum at:
http://e2e.ti.com/support/power_management/pmu/f/200
For frequently asked questions (FAQs) on the TPS6505x, refer to the FAQ at:
http://e2e.ti.com/support/power_management/pmu/w/design_notes/2910.tps6505x-faqs
11.1.1 Third-Party Products Disclaimer
TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT
CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES
OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER
ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.
11.2 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 7. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
TPS65053
Click here
Click here
Click here
Click here
Click here
TPS650531
Click here
Click here
Click here
Click here
Click here
TPS650532
Click here
Click here
Click here
Click here
Click here
TPS65058
Click here
Click here
Click here
Click here
Click here
11.3 Trademarks
OMAP, PowerPAD are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
11.4 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
28
Submit Documentation Feedback
Copyright © 2007–2015, Texas Instruments Incorporated
Product Folder Links: TPS650531 TPS650532 TPS65053 TPS65058
PACKAGE OPTION ADDENDUM
www.ti.com
14-Oct-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
TPS650531RGER
ACTIVE
VQFN
RGE
24
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS
650531
Samples
TPS650531RGET
ACTIVE
VQFN
RGE
24
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS
650531
Samples
TPS650532RGER
ACTIVE
VQFN
RGE
24
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS
650532
Samples
TPS650532RGET
ACTIVE
VQFN
RGE
24
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS
650532
Samples
TPS65053RGER
ACTIVE
VQFN
RGE
24
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS
65053
Samples
TPS65053RGET
ACTIVE
VQFN
RGE
24
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS
65053
Samples
TPS65053RGETG4
ACTIVE
VQFN
RGE
24
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS
65053
Samples
TPS65058RGER
ACTIVE
VQFN
RGE
24
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS
65058
Samples
TPS65058RGET
ACTIVE
VQFN
RGE
24
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS
65058
Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
