74ABT573

74ABT573 Octal D-Type Latch with 3-STATE Outputs March 2007 74ABT573 Octal D-Type Latch with 3-STATE Outputs Features ■ Inputs and outputs on opposite sides of package allow ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ tm General Description The ABT573 is an octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (OE) inputs. This device is functionally identical to the ABT373 but has broadside pinouts. easy interface with microprocessors Useful as input or output port for microprocessors Functionally identical to ABT373 3-STATE outputs for bus interfacing Output sink capability of 64mA, source capability of 32mA Guaranteed output skew Guaranteed multiple output switching specifications Output switching specified for both 50pF and 250pF loads Guaranteed simultaneous switching, noise level and dynamic threshold performance Guaranteed latchup protection High-impedance, glitch-free bus loading during entire power up and power down Nondestructive, hot insertion capability Ordering Information Order Number 74ABT573CSC 74ABT573CSCX_NL(1) 74ABT573CSJ 74ABT573CMSA 74ABT573CMTC 74ABT573CMTCX_NL(1) Package Number M20B M20B M20D MSA20 MTC20 MTC20 Package Description 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering number. Pb-Free package per JEDEC J-STD-020B. Note: 1. Device available in Tape and Reel only. ©1993 Fairchild Semiconductor Corporation 74ABT573 Rev. 1.4 www.fairchildsemi.com 74ABT573 Octal D-Type Latch with 3-STATE Outputs Connection Diagram Functional Description The ABT573 contains eight D-type latches with 3-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable (OE) input. When OE is LOW, the buffers are in the bi-state mode. When OE is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches. Function Table Pin Descriptions Pin Names D0–D7 LE OE O0–O7 Inputs Descriptions OE L L L H Outputs D H L X X LE H H L X O H L O0 Z Data Inputs Latch Enable Input (Active HIGH) 3-STATE Output Enable Input (Active LOW) 3-STATE Latch Outputs H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial O0 = Value stored from previous clock cycle Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. ©1993 Fairchild Semiconductor Corporation 74ABT573 Rev. 1.4 www.fairchildsemi.com 2 74ABT573 Octal D-Type Latch with 3-STATE Outputs Absolute Maximum Ratings Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Symbol TSTG TA TJ VCC VIN IIN VO Storage Temperature Parameter Ambient Temperature Under Bias Junction Temperature Under Bias VCC Pin Potential to Ground Pin Input Voltage(2) Input Current(2) Voltage Applied to Any Output Disabled or Power-Off State HIGH State Current Applied to Output in LOW State (Max.) DC Latchup Source Current Over Voltage Latchup (I/O) Rating –65°C to +150°C –55°C to +125°C –55°C to +150°C –0.5V to +7.0V –0.5V to +7.0V –30mA to +5.0mA –0.5V to 5.5V –0.5V to VCC twice the rated IOL (mA) –500mA 10V Note: 2. Either voltage limit or current limit is sufficient to protect inputs. Recommended Operating Conditions The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings. Symbol TA VCC ∆V / ∆t Supply Voltage Minimum Input Edge Rate Data Input Enable Input Parameter Free Air Ambient Temperature Rating –40°C to +85°C +4.5V to +5.5V 50mV/ns 20mV/ns ©1993 Fairchild Semiconductor Corporation 74ABT573 Rev. 1.4 www.fairchildsemi.com 3 74ABT573 Octal D-Type Latch with 3-STATE Outputs DC Electrical Characteristics Symbol VIH VIL VCD VOH VOL IIH IBVI IIL VID IOZH IOZL IOS ICEX IZZ ICCH ICCL ICCZ ICCT Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage Output LOW Voltage Input HIGH Current Input HIGH Current Breakdown Test Input LOW Current Input Leakage Test Output Leakage Current Output Leakage Current Output Short-Circuit Current Output HIGH Leakage Current Bus Drainage Test Power Supply Current Power Supply Current Power Supply Current Additional ICC/Input Outputs Enabled Outputs 3-STATE Outputs 3-STATE VCC Conditions Recognized HIGH Signal Recognized LOW Signal Min. 2.0 Typ. Max. Units V 0.8 –1.2 V V V 0.55 1 1 7 –1 –1 µA µA V 10 –10 µA µA mA µA µA µA mA µA mA mA mA mA/ MHz V µA Min. Min. Min. Max. Max. Max. 0.0 IIN = –18mA IOH = –3mA IOH = –32mA IOL = 64mA VIN = 2.7V(4) VIN = VCC VIN = 7.0V VIN = 0.5V(4) VIN = 0.0V IID = 1.9 µA, All Other Pins Grounded 4.75 2.5 2.0 0–5.5V VOUT = 2.7V, OE = 2.0V 0–5.5V VOUT = 0.5V, OE = 2.0V Max. Max. 0.0 Max. Max. Max. Max. VOUT = 0.0V VOUT = VCC VOUT = 5.5V, All Others GND All Outputs HIGH All Outputs LOW OE = VCC, All Others at VCC or GND VI = VCC – 2.1V Enable Input VI = VCC – 2.1V Data Input VI = VCC – 2.1V, All Others at VCC or GND Max. Outputs Open, OE = GND, LE = VCC(3), One-Bit Toggling, 50% Duty Cycle –100 –275 50 100 50 30 50 2.5 2.5 2.5 0.12 ICCD Dynamic ICC No Load(4) Notes: 3. For 8-bits toggling, ICCD < 0.8mA/MHz. 4. Guaranteed but not tested. ©1993 Fairchild Semiconductor Corporation 74ABT573 Rev. 1.4 www.fairchildsemi.com 4 74ABT573 Octal D-Type Latch with 3-STATE Outputs DC Electrical Characteristics SOIC package. Symbol VOLP VOLV VOHV VIHD VILD Parameter Quiet Output Maximum Dynamic VOL Quiet Output Minimum Dynamic VOL Minimum HIGH Level Dynamic Output Voltage Minimum HIGH Level Dynamic Input Voltage Maximum LOW Level Dynamic Input Voltage VCC 5.0 5.0 5.0 5.0 5.0 Conditions CL = 50pF, RL = 500Ω TA = 25°C(5) Min. Typ. 0.7 Max. 1.0 Units V V V V TA = 25°C(5) TA = 25°C(6) TA = 25°C(7) TA = 25°C(7) –1.5 2.5 2.2 –1.2 3.0 1.8 1.0 0.7 V Notes: 5. Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested. 6. Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested. 7. Max number of data inputs (n) switching. n – 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (VILD), 0V to threshold (VIHD). Guaranteed, but not tested. AC Electrical Characteristics SOIC and SSOP package. TA = +25°C, VCC = +5.0V, CL = 50pF Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Output Disable Time Output Enable Time Propagation Delay, LE to On TA = –40°C to +85°C, VCC = 4.5V to 5.5V, CL = 50pF Min. 1.9 1.9 2.0 2.0 1.5 1.5 2.0 2.0 Parameter Propagation Delay, Dn to On Min. 1.9 1.9 2.0 2.0 1.5 1.5 2.0 2.0 Typ. 2.7 2.8 3.1 3.0 3.1 3.1 3.6 3.4 Max. 4.5 4.5 5.0 5.0 5.3 5.3 5.4 5.4 Max. 4.5 4.5 5.0 5.0 5.3 5.3 5.4 5.4 Units ns ns ns ns ©1993 Fairchild Semiconductor Corporation 74ABT573 Rev. 1.4 www.fairchildsemi.com 5 74ABT573 Octal D-Type Latch with 3-STATE Outputs AC Operating Requirements SOIC and SSOP package. TA = +25°C, VCC = +5.0V, CL = 50pF Symbol fTOGGLE tS(H) tS(L) tH(H) tH(L) tW(H) TA = –40°C to +85°C, VCC = 4.5V to 5.5V, CL = 50pF Min. 1.5 1.5 1.0 1.0 3.0 ns ns Parameter Max Toggle Frequency Set Time, HIGH or LOW Dn to LE Hold Time, HIGH or LOW Dn to LE Pulse Width, LE HIGH Min. 1.5 1.5 1.0 1.0 3.0 Typ. 100 Max. Max. Units MHz ns Extended AC Electrical Characteristics SOIC package. TA = –40°C to +85°C, TA = –40°C to +85°C, VCC = 4.5V to 5.5V, VCC = 4.5V to 5.5V, CL = 50pF, TA = –40°C to +85°C, CL = 250pF, 8 Outputs VCC = 4.5V to 5.5V, 8 Outputs Switching(8) CL = 250pF(9) Switching(10) Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay, Dn to On Propagation Delay, LE to On Output Enable Time Output Disable Time Min. 1.5 1.5 1.5 1.5 1.5 1.5 1.0 1.0 Max. 5.2 5.2 5.5 5.5 6.2 6.2 5.5 5.5 Min. 2.0 2.0 2.0 2.0 2.0 2.0 (11) Max. 6.8 6.8 7.5 7.5 8.0 8.0 Min. 2.0 2.0 2.0 2.0 2.0 2.0 (11) Max. 9.0 9.0 9.5 9.5 10.5 10.5 Units ns ns ns ns Notes: 8. This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.). 9. This specification is guaranteed but not tested. The limits represent propagation delay with 250pF load capacitors in place of the 50pF load capacitors in the standard AC load. This specification pertains to single output switching only. 10. This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50pF load capacitors in the standard AC load. 11. The 3-STATE delay times are dominated by the RC network (500Ω, 250pF) on the output and has been excluded from the datasheet. ©1993 Fairchild Semiconductor Corporation 74ABT573 Rev. 1.4 www.fairchildsemi.com 6 74ABT573 Octal D-Type Latch with 3-STATE Outputs Skew(12) SOIC package. TA = –40°C to +85°C, VCC = 4.5V to 5.5V, CL = 50pF, 8 Outputs Switching(12) Symbol tOSHL tOSLH tPS tPV (14) (14) TA = –40°C to +85°C, VCC = 4.5V to 5.5V, CL = 250pF, 8 Outputs Switching(13) Max. 1.5 1.5 3.5 3.9 4.0 Parameter Pin to Pin Skew, HL Transitions Pin to Pin Skew, LH Transitions Duty Cycle, LH–HL Skew Pin to Pin Skew, LH/HL Transitions Device to Device Skew LH/HL Transitions Max. 1.0 1.0 1.4 1.5 2.0 Units ns ns ns ns ns (15) tOST(14) (16) Notes: 12. This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) 13. This specification is guaranteed but not tested. The limits represent propagation delays with 250pF load capacitors in place of the 50pF load capacitors in the standard AC load. 14. Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (tOSHL), LOW-to-HIGH (tOSLH), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (tOST). This specification is guaranteed but not tested. 15. This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested. 16. Propagation delay variation for a given set of conditions (i.e., temperature and VCC) from device to device. This specification is guaranteed but not tested. Capacitance Symbol CIN COUT (17) Parameter Input Capacitance Output Capacitance VCC = 0V Conditions (TA = 25°C) VCC = 5.0V Typ. 5 9 Units pF pF Note: 17. COUT is measured at frequency f = 1MHz per MIL-STD-883B, Method 3012. ©1993 Fairchild Semiconductor Corporation 74ABT573 Rev. 1.4 www.fairchildsemi.com 7 74ABT573 Octal D-Type Latch with 3-STATE Outputs AC Loading *Includes jig and probe capacitance Figure 1. Test Load Figure 2. Test Input Signal Levels Amplitude Rep. Rate 3.0V 1MHz tW 500ns tr 2.5ns tf 2.5ns Figure 3. Test Input Signal Requirements AC Waveforms Figure 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions Figure 6. 3-STATE Output HIGH and LOW Enable and Disable Times Figure 5. Propagation Delay, Pulse Width Waveforms Figure 7. Setup Time, Hold Time and Recovery Time Waveforms ©1993 Fairchild Semiconductor Corporation 74ABT573 Rev. 1.4 www.fairchildsemi.com 8 74ABT573 Octal D-Type Latch with 3-STATE Outputs Physical Dimensions Dimensions are in inches (millimeters) unless otherwise noted. Figure 8. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B ©1993 Fairchild Semiconductor Corporation 74ABT573 Rev. 1.4 www.fairchildsemi.com 9 74ABT573 Octal D-Type Latch with 3-STATE Outputs Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. Figure 9. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D ©1993 Fairchild Semiconductor Corporation 74ABT573 Rev. 1.4 www.fairchildsemi.com 10 74ABT573 Octal D-Type Latch with 3-STATE Outputs Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. Figure 10. 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide Package Number MSA20 ©1993 Fairchild Semiconductor Corporation 74ABT573 Rev. 1.4 www.fairchildsemi.com 11 74ABT573 Octal D-Type Latch with 3-STATE Outputs Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. Figure 11. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20 ©1993 Fairchild Semiconductor Corporation 74ABT573 Rev. 1.4 www.fairchildsemi.com 12 74ABT573 Octal D-Type Latch with 3-STATE Outputs TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. ACEx Across the board. Around the world. ActiveArray Bottomless Build it Now CoolFET CROSSVOLT CTL™ Current Transfer Logic™ DOME 2 E CMOS ® EcoSPARK EnSigna FACT Quiet Series™ ® FACT ® FAST FASTr FPS ® FRFET GlobalOptoisolator GTO ® HiSeC i-Lo ImpliedDisconnect IntelliMAX ISOPLANAR MICROCOUPLER MicroPak MICROWIRE MSX MSXPro OCX OCXPro ® OPTOLOGIC ® OPTOPLANAR PACMAN POP ® Power220 ® Power247 PowerEdge PowerSaver ® PowerTrench Programmable Active Droop ® QFET QS QT Optoelectronics Quiet Series RapidConfigure RapidConnect ScalarPump SMART START ® SPM STEALTH™ SuperFET SuperSOT -3 SuperSOT -6 SuperSOT -8 SyncFET™ TCM ® The Power Franchise ™ TinyLogic TINYOPTO TinyPower TinyWire TruTranslation SerDes ® UHC UniFET VCX Wire ® TinyBoost TinyBuck DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD’S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. PRODUCT STATUS DEFINITIONS Definition of Terms Datasheet Identification Advance Information Preliminary Product Status Formative or In Design First Production Definition This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only. Rev. I24 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. No Identification Needed Full Production Obsolete Not In Production ©1993 Fairchild Semiconductor Corporation 74ABT573 Rev. 1.4 www.fairchildsemi.com 13