FSB50250S

FSB50250S Smart Power Module (SPM) March 2007 FSB50250S Smart Power Module (SPM) Features • 500V 1.0A 3-phase FRFET inverter including high voltage integrated circuit (HVIC) • 3 divided negative dc-link terminals for inverter current sensing applications • HVIC for gate driving and undervoltage protection • 3/5V CMOS/TTL compatible, active-high interface • Optimized for low electromagnetic interference • Isolation voltage rating of 1500Vrms for 1min. • Surface mounted device package • Moisture Sensitive Level(MSL) 3 General Description FSB50250S is a tiny smart power module (SPM) based on FRFET technology as a compact inverter solution for small power motor drive applications such as fan motors and water suppliers. It is composed of 6 fast-recovery MOSFET (FRFET), and 3 half-bridge HVICs for FRFET gate driving. FSB50250S provides low electromagnetic interference (EMI) characteristics with optimized switching speed. Moreover, since it employs FRFET as a power switch, it has much better ruggedness and larger safe operation area (SOA) than that of an IGBT-based power module or one-chip solution. The package is optimized for the thermal performance and compactness for the use in the built-in motor application and any other application where the assembly space is concerned. FSB50250S is the most solution for the compact inverter providing the energy efficiency, compactness, and low electromagnetic interference. Absolute Maximum Ratings Symbol VPN ID25 ID80 IDP PD VCC VBS VIN TJ TSTG RθJC VISO Parameter DC Link Input Voltage, Drain-source Voltage of each FRFET Each FRFET Drain Current, Continuous Each FRFET Drain Current, Continuous Each FRFET Drain Current, Peak Maximum Power Dissipation Control Supply Voltage High-side Bias Voltage Input Signal Voltage Operating Junction Temperature Storage Temperature Junction to Case Thermal Resistance Isolation Voltage TC = 25°C TC = 80°C Conditions Rating 500 1.0 0.7 2.0 10 20 20 -0.3 ~ VCC+0.3 -20 ~ 150 -50 ~ 150 Units V A A A W V V V °C °C °C/W Vrms TC = 25°C, PW < 100μs TC = 25°C, For Each FRFET Applied between VCC and COM Applied between VB and VS Applied between IN and COM Each FRFET under inverter operating condition (Note 1) 60Hz, Sinusoidal, 1 minute, Connection pins to heatsink 9.3 1500 ©2007 Fairchild Semiconductor Corporation 1 www.fairchildsemi.com FSB50250S Rev. A1 FSB50250S Smart Power Module (SPM) Pin Descriptions Pin Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 Pin Name COM VB(U) VCC(U) IN(UH) IN(UL) VS(U) VB(V) VCC(V) IN(VH) IN(VL) VS(V) VB(W) VCC(W) IN(WH) IN(WL) VS(W) P U NU NV V NW W IC Common Supply Ground Pin Description Bias Voltage for U Phase High Side FRFET Driving Bias Voltage for U Phase IC and Low Side FRFET Driving Signal Input for U Phase High-side Signal Input for U Phase Low-side Bias Voltage Ground for U Phase High Side FRFET Driving Bias Voltage for V Phase High Side FRFET Driving Bias Voltage for V Phase IC and Low Side FRFET Driving Signal Input for V Phase High-side Signal Input for V Phase Low-side Bias Voltage Ground for V Phase High Side FRFET Driving Bias Voltage for W Phase High Side FRFET Driving Bias Voltage for W Phase IC and Low Side FRFET Driving Signal Input for W Phase High-side Signal Input for W Phase Low-side Bias Voltage Ground for W Phase High Side FRFET Driving Positive DC–Link Input Output for U Phase Negative DC–Link Input for U Phase Negative DC–Link Input for V Phase Output for V Phase Negative DC–Link Input for W Phase Output for W Phase (1) COM (2) VB(U) (3) VCC(U) (4) IN(UH) (5) IN(UL) (6) VS(U) (7) VB(V) (8) VCC(V) (9) IN(VH) (10) IN(VL) (11) VS(V) (12) VB(W) (13) VCC(W) (14) IN(WH) (15) IN(WL) (16) VS(W) Note: Source terminal of each low-side MOSFET is not connected to supply ground or bias voltage ground inside SPM. External connections should be made as indicated in Figure 2 and 5. (17) P VCC HIN LIN COM VB HO VS LO (19) NU VCC HIN LIN COM VB HO VS LO (21) V (20) NV (18) U VCC HIN LIN COM VB HO VS LO (22) NW (23) W Figure 1. Pin Configuration and Internal Block Diagram (Bottom View) 2 FSB50250S Rev. A1 www.fairchildsemi.com FSB50250S Smart Power Module (SPM) Electrical Characteristics (TJ = 25°C, VCC=VBS=15V Unless Otherwise Specified) Inverter Part (Each FRFET Unless Otherwise Specified) Symbol BVDSS ΔBVDSS/ ΔTJ IDSS RDS(on) VSD tON tOFF trr EON EOFF RBSOA (Note 3) V = 400V, VCC = VBS = 15V, ID = IDP, VDS=BVDSS, Reverse-bias Safe Oper- PN TJ = 125°C ating Area High- and low-side FRFET switching (Note 4) Switching Times Parameter Conditions Min Typ Max Units 500 0.53 3.3 1273 800 213 42 2.8 250 4.0 1.2 V V μA Ω V ns ns ns μJ μJ Drain-Source Breakdown VIN= 0V, ID = 250μA (Note 2) Voltage Breakdown Voltage TemID = 250μA, Referenced to 25°C perature Coefficient Zero Gate Voltage Drain Current Static Drain-Source On-Resistance Drain-Source Diode Forward Voltage VIN= 0V, VDS = 500V VCC = VBS = 15V, VIN = 5V, ID = 0.5A VCC = VBS = 15V, VIN = 0V, ID = -0.5A VPN = 300V, VCC = VBS = 15V, ID = 0.5A VIN = 0V ↔ 5V, REH = 0Ω Inductive load L=3mH High- and low-side FRFET switching Full Square Control Part (Each HVIC Unless Otherwise Specified) Symbol IQCC IQBS UVCCD UVCCR UVBSD UVBSR VIH VIL IIH IIL Note: 1. For the measurement point of case temperature TC, please refer to Figure 3 in page 4. 2. BVDSS is the absolute maximum voltage rating between drain and source terminal of each FRFET inside SPM. VPN should be sufficiently less than this value considering the effect of the stray inductance so that VDS should not exceed BVDSS in any case. 3. tON and tOFF include the propagation delay time of the internal drive IC. Listed values are measured at the laboratory test condition, and they can be different according to the field applcations due to the effect of different printed circuit boards and wirings. Please see Figure 4 for the switching time definition with the switching test circuit of Figure 5. 4. The peak current and voltage of each FRFET during the switching operation should be included in the safe operating area (SOA). Please see Figure 5 for the RBSOA test circuit that is same as the switching test circuit. Parameter Quiescent VCC Current Quiescent VBS Current Low-side Undervoltage Protection (Figure 6) High-side Undervoltage Protection (Figure 7) ON Threshold Voltage OFF Threshold Voltage Input Bias Current VCC=15V, VIN=0V VBS=15V, VIN=0V Conditions Applied between VCC and COM Applied between VB(U)-U, VB(V)-V, VB(W)-W Min Typ Max Units 7.4 8.0 7.4 8.0 3.0 8.0 8.9 8.0 8.9 10 160 100 9.4 9.8 9.4 9.8 0.8 20 2 μA μA V V V V V V μA μA VCC Undervoltage Protection Detection Level VCC Undervoltage Protection Reset Level VBS Undervoltage Protection Detection Level VBS Undervoltage Protection Reset Level Logic High Level Logic Low Level VIN = 5V VIN = 0V Applied between IN and COM Applied between IN and COM Package Marking & Ordering Information Device Marking FSB50250S Device FSB50250S Package SPM23BA Reel Size 330mm Packing Type Tape & reel Quantity 450 3 FSB50250S Rev. A1 www.fairchildsemi.com FSB50250S Smart Power Module (SPM) Recommended Operating Conditions Symbol VPN VCC VBS VIN(ON) VIN(OFF) tdead fPWM TC Parameter Supply Voltage Control Supply Voltage High-side Bias Voltage Input ON Threshold Voltage Input OFF Threshold Voltage Conditions Applied between P and N Applied between VCC and COM Applied between VB and VS Applied between IN and COM Value Min. 13.5 13.5 3.0 0 1.0 -20 Typ. 300 15 15 15 - Max. 400 16.5 16.5 VCC 0.6 100 Units V V V V V μs kHz °C Blanking Time for Preventing VCC=VBS=13.5 ~ 16.5V, TJ ≤ 125°C Arm-short PWM Switching Frequency Case Temperature TJ ≤ 125°C TJ ≤ 125°C These values depend on PWM control algorithm 15-V Line R1 D1 VCC HIN LIN C5 COM VB HO VS LO N 10μF C2 C1 One-Leg Diagram of SPM * Example of bootstrap paramters: C1 = C2 = 1μF ceramic capacitor, R1 = 56Ω, R2 = 20Ω R3 R2 P VDC HIN 0 LIN 0 1 0 1 Open Output Z 0 VDC Forbidden Z Note Both FRFET Off Low-side FRFET On High-side FRFET On Shoot-through Same as (0, 0) R5 Inverter Output C3 0 1 1 Open Micom Note: (1) It is recommended the bootstrap diode D1 to have soft and fast recovery characteristics with 600-V rating (2) Parameters for bootsrap circuit elements are dependent on PWM algorithm. For 15 kHz of switching frequency, typical example of parameters is shown above. (3) RC coupling(R5 and C5) at each input (indicated as dotted lines) may be used to prevent improper input signal due to surge noise. Signal input of SPM is compatible with standard CMOS or LSTTL outptus. (4) Bold lines should be short and thick in PCB pattern to have small stray inductance of circuit, which results in the reduction of surge voltage. Bypass capacitors such as C1, C2 and C3 should have good high-frequency characteristics to absorb high-frequency ripple current. Figure 2. Recommended CPU Interface and Bootstrap Circuit with Parameters 14.50mm 3.80mm MOSFET Note: Case Temperature(Tc) Detecting Point Attach the thermocouple on top of the heatsink-side of SPM (between SPM and heatsink if applied) to get the correct temperature measurement. Figure 3. Case Temperature Measurement 4 FSB50250S Rev. A1 www.fairchildsemi.com FSB50250S Smart Power Module (SPM) VIN Irr VDS 100% of ID 120% of ID VIN ID 10% of ID ID VDS tON trr tOFF (a) Turn-on (b) Turn-off Figure 4. Switching Time Definition REH VCC RBS VCC HIN LIN COM VB HO VS LO + VDS L VDC ID CBS One-leg Diagram of SPM Figure 5. Switching and RBSOA(Single-pulse) Test Circuit (Low-side) Input Signal UV Protection Status RESET DETECTION RESET Low-side Supply, VCC UVCCR UVCCD MOSFET Current Figure 6. Undervoltage Protection (Low-side) Input Signal UV Protection Status RESET DETECTION RESET High-side Supply, VBS UVBSR UVBSD MOSFET Current Figure 7. Undervoltage Protection (High-side) 5 FSB50250S Rev. A1 www.fairchildsemi.com FSB50250S Smart Power Module (SPM) R2 (1) COM R1 R5 (2) VB(U) (3) VCC(U) (4) IN(UH) (5) IN(UL) C5 R1 C2 C1 (6) VS(U) (7) VB(V) (8) VCC(V) (9) IN(VH) VCC HIN LIN COM VB HO VS LO VCC HIN LIN COM VB HO VS LO (19) NU (20) NV (21) V (18) U C3 VDC (17) P Micom (10) IN(VL) C2 R1 C1 (11) VS(V) (12) VB(W) (13) VCC(W) (14) IN(WH) (15) IN(WL) C2 C1 (16) VS(W) M VCC HIN LIN COM VB HO VS LO (22) NW (23) W For 3-phase current sensing and protection 15-V Supply R4 C4 R3 Figure 8. Example of Application Circuit 6 FSB50250S Rev. A1 www.fairchildsemi.com FSB50250S Smart Power Module (SPM) Detailed Package Outline Drawings Max 1.00 0.60±0.10 (1.165) 15*1.778=26.67±0.30 15*1.778=26.67 13.34±0.30 #1 13.34±0.30 #16 #1 #16 1.30 12.00±0.20 12.30 2.48 15.60 (1.00) (1.80) 17.00±0.20 17.90 4.43 #17 12.23±0.30 29.00±0.20 13.13±0.30 #23 2.80 7.80 LAND PATTERN RECOMMENDATIONS 2x3.90=7.80±0.30 (2.275) 4x3.90=15.60±0.30 1.95 (1.80) 3.10±0.20 (1.30) 0.60±0.10 Max 1.00 0 0.50+0.15 -0.0 Max 3.50 0.508 GAGE PLANE (2.50) 5° ±3 ° (1.30) 0.15±0.05 SEATING PLANE 1.50±0.20 7 FSB50250S Rev. A1 www.fairchildsemi.com TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. ACEx Across the board. Around the world.™ ActiveArray™ Bottomless™ Build it Now™ CoolFET™ CROSSVOLT™ CTL™ Current Transfer Logic™ DOME™ 2 E CMOS™ ® EcoSPARK EnSigna™ FACT Quiet Series™ ® FACT ® FAST FASTr™ FPS™ ® FRFET GlobalOptoisolator™ GTO™ ® HiSeC™ i-Lo™ ImpliedDisconnect™ IntelliMAX™ ISOPLANAR™ MICROCOUPLER™ MicroPak™ MICROWIRE™ MSX™ MSXPro™ OCX™ OCXPro™ ® OPTOLOGIC ® OPTOPLANAR PACMAN™ POP™ ® Power220 ® Power247 PowerEdge™ PowerSaver™ ® PowerTrench Programmable Active Droop™ ® QFET QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ RapidConnect™ ScalarPump™ SMART START™ ® SPM STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™ TCM™ ® The Power Franchise ™ TinyLogic TINYOPTO™ TinyPower™ TinyWire™ TruTranslation™ μSerDes™ ® UHC UniFET™ VCX™ Wire™ ® TinyBoost™ TinyBuck™ DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD’S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. PRODUCT STATUS DEFINITIONS Definition of Terms Datasheet Identification Advance Information Preliminary Product Status Formative or In Design First Production Definition This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only. Rev. I24 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. No Identification Needed Full Production Obsolete Not In Production © 2007 Fairchild Semiconductor Corporation www.fairchildsemi.com