SSD1963

SOLOMON SYSTECH SEMICONDUCTOR TECHNICAL DATA SSD1963 Advance Information 1215KB Embedded Display SRAM LCD Display Controller This document contains information on a new product. Specifications and information herein are subject to change without notice. http://www.solomon-systech.com SSD1963 Rev 1.2 P 1/94 Copyright © 2010 Solomon Systech Limited May 2010 Appendix: IC Revision history of SSD1963 Specification Version 0.10 21-Nov-08 0.10 08-Dec-08 Change Items 1st Release 1. 2. 3. 4. Changed the set_pll_mnk to set_pll_mn in section 7.2 Change register name in section 8 Removed ABC Revised description for REG 0x00, 0x01, 0x0C, 0x0D, 0x0E, 0x10, 0x11, 0x21, 0x26, 0x28, 0x2A, 0x2B, 0x2C, 0x2E, 0x33, 0x34, 0x35, 0x36, 0x37, 0x3A, 0x3C, 0x3E, 0x44, 0x45, 0xA1, 0xB0, 0xB1, 0xB4, 0xB5, 0xB6, 0xB7, 0xB8, 0xB9, 0xBE, 0xBF, 0xD0, 0xD1, 0xD4, 0xE5. 5. Added max VIH in Table 12-1 6. Added Table 9-1 7. Added Table 11-1 8. Revised Figure 9-19 9. Revised Figure 14-2 10. Revised Figure 13-5 11. Corrected typo for Table 7-2 12. Revised test condition for 12 and 13 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 1. 2. Changed status to Advance Information Update min/max rating of VDDD and VDDPLL in Table 11-1 Added tape and reel drawing of 128-pin LQFP package in Section 15.3 Revised Section 13.2 5. Added 12 bits for Table 7-1 Removed TTL interface Revised section 7.1.5 Change the title of section 7.2 Revised command description in section 8 Removed the command 0x0C and 0x3A Added figures in section 13.4 Revised figures in section 13.3 Revise Table 6-1 Update Table 7-1 Revised section 9.72 Effective Date 24-Nov-08 10-Dec-08 1.0 07-May-09 18-May-09 1.1 23-Dec-09 1.2 31-May-10 18-Jan-10 1. Add Table 13-7 15-Jul-10 Solomon Systech May 2010 P 2/94 Rev 1.2 SSD1963 CONTENTS 1 2 3 4 5 GENERAL DESCRIPTION ....................................................................................................... 8 FEATURES................................................................................................................................... 8 ORDERING INFORMATION ................................................................................................... 8 BLOCK DIAGRAM .................................................................................................................... 9 PIN ARRANGEMENT.............................................................................................................. 10 5.1 5.2 80 BALLS TFBGA................................................................................................................................................10 128 PINS LQFP ....................................................................................................................................................11 6 7 PIN DESCRIPTIONS ................................................................................................................ 13 FUNCTIONAL BLOCK DESCRIPTIONS ............................................................................ 16 7.1 MCU INTERFACE .................................................................................................................................................16 7.1.1 6800 Mode ..................................................................................................................................................16 7.1.2 8080 Mode ..................................................................................................................................................16 7.1.3 Register Pin Mapping .................................................................................................................................16 7.1.4 Pixel Data Format ......................................................................................................................................16 7.1.5 Tearing Effect Signal (TE) ..........................................................................................................................17 7.2 SYSTEM CLOCK GENERATION .............................................................................................................................18 7.3 FRAME BUFFER....................................................................................................................................................19 7.4 SYSTEM CLOCK AND RESET MANAGER ...............................................................................................................19 7.5 LCD CONTROLLER ..............................................................................................................................................20 7.5.1 Display Format ...........................................................................................................................................20 7.5.2 General Purpose Input/Output (GPIO) ......................................................................................................20 8 9 COMMAND TABLE ................................................................................................................. 21 COMMAND DESCRIPTIONS................................................................................................. 24 9.1 9.2 9.3 9.4 9.5 9.6 9.7 9.8 9.9 9.10 9.11 9.12 9.13 9.14 9.15 9.16 9.17 9.18 9.19 9.20 9.21 9.22 9.23 9.24 NOP ......................................................................................................................................................................24 SOFT_RESET .........................................................................................................................................................24 GET_POWER_MODE ..............................................................................................................................................24 GET_ADDRESS_MODE ..........................................................................................................................................25 GET_DISPLAY_MODE ...........................................................................................................................................25 GET_TEAR_EFFECT_STATUS ................................................................................................................................26 ENTER_SLEEP_MODE ...........................................................................................................................................27 EXIT_SLEEP_MODE ..............................................................................................................................................27 ENTER_PARTIAL_MODE .......................................................................................................................................27 ENTER_NORMAL_MODE .......................................................................................................................................27 EXIT_INVERT_MODE ............................................................................................................................................28 ENTER_INVERT_MODE .........................................................................................................................................28 SET_GAMMA_CURVE ...........................................................................................................................................29 SET_DISPLAY_OFF ...............................................................................................................................................29 SET_DISPLAY_ON .................................................................................................................................................29 SET_COLUMN_ADDRESS ......................................................................................................................................30 SET_PAGE_ADDRESS ............................................................................................................................................30 WRITE_MEMORY_START ......................................................................................................................................31 READ_MEMORY_START .......................................................................................................................................32 SET_PARTIAL_AREA.............................................................................................................................................32 SET_SCROLL_AREA ..............................................................................................................................................34 SET_TEAR_OFF.....................................................................................................................................................36 SET_TEAR_ON ......................................................................................................................................................36 SET_ADDRESS_MODE ...........................................................................................................................................36 SSD1963 Rev 1.2 P 3/94 May 2010 Solomon Systech 9.25 9.26 9.27 9.28 9.29 9.30 9.31 9.32 9.33 9.34 9.35 9.36 9.37 9.38 9.39 9.40 9.41 9.42 9.43 9.44 9.45 9.46 9.47 9.48 9.49 9.50 9.51 9.52 9.53 9.54 9.55 9.56 9.57 9.58 9.59 9.60 9.61 9.62 9.63 9.64 9.65 9.66 9.67 9.68 9.69 9.70 9.71 9.72 9.73 9.74 9.75 SET_SCROLL_START ............................................................................................................................................39 EXIT_IDLE_MODE ................................................................................................................................................40 ENTER_IDLE_MODE .............................................................................................................................................40 WRITE_MEMORY_CONTINUE ................................................................................................................................41 READ_MEMORY_CONTINUE .................................................................................................................................42 SET_TEAR_SCANLINE ...........................................................................................................................................43 GET_SCANLINE ....................................................................................................................................................43 READ_DDB ...........................................................................................................................................................44 SET_LCD_MODE ...................................................................................................................................................44 GET_LCD_MODE ..................................................................................................................................................46 SET_HORI_PERIOD ...............................................................................................................................................47 GET_HORI_PERIOD ...............................................................................................................................................48 SET_VERT_PERIOD ...............................................................................................................................................49 GET_VERT_PERIOD ..............................................................................................................................................49 SET_GPIO_CONF ...................................................................................................................................................50 GET_GPIO_CONF ..................................................................................................................................................51 SET_GPIO_VALUE ................................................................................................................................................52 GET_GPIO_STATUS ...............................................................................................................................................52 SET_POST_PROC...................................................................................................................................................53 GET_POST_PROC ..................................................................................................................................................53 SET_PWM_CONF...................................................................................................................................................54 GET_PWM_CONF ..................................................................................................................................................55 SET_LCD_GEN0....................................................................................................................................................57 GET_LCD_GEN0 ...................................................................................................................................................58 SET_LCD_GEN1....................................................................................................................................................59 GET_LCD_GEN1 ...................................................................................................................................................60 SET_LCD_GEN2....................................................................................................................................................61 GET_LCD_GEN2 ...................................................................................................................................................62 SET_LCD_GEN3....................................................................................................................................................63 GET_LCD_GEN3 ...................................................................................................................................................64 SET_GPIO0_ROP ...................................................................................................................................................65 GET_GPIO0_ROP...................................................................................................................................................65 SET_GPIO1_ROP ...................................................................................................................................................66 GET_GPIO1_ROP...................................................................................................................................................67 SET_GPIO2_ROP ...................................................................................................................................................67 GET_GPIO2_ROP...................................................................................................................................................68 SET_GPIO3_ROP ...................................................................................................................................................69 GET_GPIO3_ROP...................................................................................................................................................69 SET_DBC_CONF....................................................................................................................................................70 GET_DBC_CONF ...................................................................................................................................................71 SET_DBC_TH ........................................................................................................................................................72 GET_DBC_TH .......................................................................................................................................................73 SET_PLL ...............................................................................................................................................................73 SET_PLL_MN ........................................................................................................................................................74 GET_PLL_MN .......................................................................................................................................................75 GET_PLL_STATUS ................................................................................................................................................75 SET_DEEP_SLEEP .................................................................................................................................................75 SET_LSHIFT_FREQ ................................................................................................................................................76 GET_LSHIFT_FREQ ...............................................................................................................................................76 SET_PIXEL_DATA_INTERFACE .............................................................................................................................78 GET_PIXEL_DATA_INTERFACE .............................................................................................................................78 10 11 11.1 MAXIMUM RATINGS.......................................................................................................... 79 RECOMMENDED OPERATING CONDITIONS ............................................................. 79 POWER-UP SEQUENCE ..........................................................................................................................................79 12 13 DC CHARACTERISTICS..................................................................................................... 80 AC CHARACTERISTICS..................................................................................................... 80 May 2010 P 4/94 Rev 1.2 SSD1963 Solomon Systech 13.1 CLOCK TIMING ....................................................................................................................................................80 13.2 MCU INTERFACE TIMING ....................................................................................................................................81 13.2.1 Parallel 6800-series Interface Timing ........................................................................................................81 13.2.2 Parallel 8080-series Interface Timing ........................................................................................................83 13.3 PARALLEL LCD INTERFACE TIMING....................................................................................................................85 13.4 SERIAL RGB INTERFACE TIMING ........................................................................................................................86 14 15 15.1 15.2 15.3 APPLICATION EXAMPLE.................................................................................................. 89 PACKAGE INFORMATION................................................................................................ 91 PACKAGE MECHANICAL DRAWING FOR 80 BALLS TFBGA .................................................................................91 PACKAGE MECHANICAL DRAWING FOR 128 PINS LQFP......................................................................................92 TAPE & REEL DRAWING FOR 128 PINS LQFP ......................................................................................................93 SSD1963 Rev 1.2 P 5/94 May 2010 Solomon Systech TABLES TABLE 3-1: ORDERING INFORMATION ...................................................................................................................................8 TABLE 5-1: TFBGA PIN ASSIGNMENT TABLE .....................................................................................................................10 TABLE 5-2 : LQFP PIN ASSIGNMENT TABLE .......................................................................................................................12 TABLE 6-1: MCU INTERFACE PIN MAPPING ........................................................................................................................13 TABLE 6-2: LCD INTERFACE PIN MAPPING .........................................................................................................................14 TABLE 6-3: CONTROL SIGNAL PIN MAPPING .......................................................................................................................14 TABLE 6-4: POWER PIN MAPPING ........................................................................................................................................14 TABLE 6-5 : LCD INTERFACE PIN MAPPING ........................................................................................................................15 TABLE 7-1: PIXEL DATA FORMAT .......................................................................................................................................17 TABLE 7-2: FRAME BUFFER SETTINGS REGARDING TO SET_ADDRESS_MODE COMMAND 0X36 ...........................................19 TABLE 9-1 ENTER IDLE MODE MEMORY CONTENT VS DISPLAY COLOR ...............................................................................41 TABLE 10-1: MAXIMUM RATINGS (VOLTAGE REFERENCED TO VSS) ...................................................................................79 TABLE 11-1: RECOMMENDED OPERATING CONDITION ........................................................................................................79 TABLE 12-1 : DC CHARACTERISTICS ...................................................................................................................................80 TABLE 13-1: CLOCK INPUT REQUIREMENTS FOR CLK (PLL-BYPASS) ................................................................................80 TABLE 13-2 : CLOCK INPUT REQUIREMENTS FOR CLK .......................................................................................................80 TABLE 13-3 : CLOCK INPUT REQUIREMENTS FOR CRYSTAL OSCILLATOR XTAL .................................................................80 TABLE 13-4: PARALLEL 6800-SERIES INTERFACE TIMING CHARACTERISTICS (USE CS# AS CLOCK)...................................81 TABLE 13-5: PARALLEL 6800-SERIES INTERFACE TIMING CHARACTERISTICS (USE E AS CLOCK) .......................................82 TABLE 13-6: PARALLEL 8080-SERIES INTERFACE TIMING CHARACTERISTICS .....................................................................83 TABLE 13-7: QUICK REFERENCE TABLE FOR LCD PARAMETER SETTING .............................................................................88 Solomon Systech May 2010 P 6/94 Rev 1.2 SSD1963 FIGURES FIGURE 4-1: SSD1963 BLOCK DIAGRAM ..............................................................................................................................9 FIGURE 5-1: PINOUT DIAGRAM –TFBGA (TOPVIEW).........................................................................................................10 FIGURE 5-2 : PINOUT DIAGRAM – LQFP (TOPVIEW) ...........................................................................................................11 FIGURE 7-1: RELATIONSHIP BETWEEN TEARING EFFECT SIGNAL AND MCU MEMORY WRITING........................................18 FIGURE 7-2: CLOCK CONTROL DIAGRAM ............................................................................................................................19 FIGURE 7-3: STATE DIAGRAM OF SSD1963.........................................................................................................................20 FIGURE 9-1: EXIT INVERT MODE EXAMPLE ..........................................................................................................................28 FIGURE 9-2: ENTER INVERT MODE EXAMPLE .......................................................................................................................29 FIGURE 9-3: SET COLUMN ADDRESS EXAMPLE ...................................................................................................................30 FIGURE 9-4: SET PAGE ADDRESS EXAMPLE .........................................................................................................................31 FIGURE 9-5: SET PARTIAL AREA WITH SET_ADDRESS_MODE (0X36) A[4] = 0 WHEN END ROW > START ROW ..................33 FIGURE 9-6: SET PARTIAL AREA WITH SET_ADDRESS_MODE (0X36) A[4] = 1 WHEN END ROW > START ROW ..................33 FIGURE 9-7: SET PARTIAL AREA WITH SET_ADDRESS_MODE (0X36) A[4] = 0 WHEN START ROW > END ROW ..................33 FIGURE 9-8: SET PARTIAL AREA WITH SET_ADDRESS_MODE (0X36) A[4] = 1 WHEN START ROW > END ROW ..................33 FIGURE 9-9: SET SCROLL AREA WITH SET_ADDRESS_MODE (0X36) A[4] = 0 .....................................................................35 FIGURE 9-10: SET SCROLL AREA WITH SET_ADDRESS_MODE (0X36) A[4] = 1....................................................................35 FIGURE 9-11: A[7] PAGE ADDRESS ORDER .........................................................................................................................37 FIGURE 9-12: A[6] COLUMN ADDRESS ORDER ....................................................................................................................37 FIGURE 9-13: A[5] PAGE / COLUMN ADDRESS ORDER ........................................................................................................37 FIGURE 9-14: A[3] RGB ORDER..........................................................................................................................................38 FIGURE 9-15: A[1] FLIP HORIZONTAL .................................................................................................................................38 FIGURE 9-16: A[0] FLIP VERTICAL ......................................................................................................................................39 FIGURE 9-17: SET SCROLL START WITH SET_ADDRESS_MODE (0X36) A[4] = 0 ..................................................................39 FIGURE 9-18: SET SCROLL START WITH SET_ADDRESS_MODE (0X36) A[4] = 1 ..................................................................40 FIGURE 9-19: PWM SIGNAL ................................................................................................................................................54 FIGURE 11-1: POWER-UP SEQUENCE ...................................................................................................................................79 FIGURE 13-1: PARALLEL 6800-SERIES INTERFACE TIMING DIAGRAM (USE CS# AS CLOCK)...............................................81 FIGURE 13-2: PARALLEL 6800-SERIES INTERFACE TIMING DIAGRAM (USE E AS CLOCK) ...................................................82 FIGURE 13-3: PARALLEL 8080-SERIES INTERFACE TIMING DIAGRAM (WRITE CYCLE) .......................................................83 FIGURE 13-4: PARALLEL 8080-SERIES INTERFACE TIMING DIAGRAM (READ CYCLE).........................................................84 FIGURE 13-5: GENERIC TFT PANEL TIMING ........................................................................................................................85 FIGURE 13-6: SERIAL RGB INTERFACE TIMING (WITHOUT DUMMY MODE).........................................................................86 FIGURE 13-7: SERIAL RGB INTERFACE TIMING (WITH DUMMY MODE) ...............................................................................87 FIGURE 14-1 : APPLICATION CIRCUIT FOR SSD1963 (WITH DIRECT CLOCK INPUT).............................................................89 FIGURE 14-2 : APPLICATION CIRCUIT FOR SSD1963 (WITH CRYSTAL OSCILLATOR INPUT) .................................................90 SSD1963 Rev 1.2 P 7/94 May 2010 Solomon Systech 1 GENERAL DESCRIPTION SSD1963 is a display controller of 1215K byte frame buffer to support up to 864 x 480 x 24bit graphics content. It also equips parallel MCU interfaces in different bus width to receive graphics data and command from MCU. Its display interface supports common RAM-less LCD driver of color depth up to 24 bit-perpixel. 2 FEATURES • Display feature − Built-in 1215K bytes frame buffer. Support up to 864 x 480 at 24bpp display − Support TFT 18/24-bit generic RGB interface panel − Support 8-bit serial RGB interface − Hardware rotation of 0, 90, 180, 270 degree − Hardware display mirroring − Hardware windowing − Programmable brightness, contrast and saturation control − Dynamic Backlight Control (DBC) via PWM signal MCU connectivity − 8/9/16/18/24-bit MCU interface − Tearing effect signal I/O Connectivity − 4 GPIO pins Built-in clock generator Deep sleep mode for power saving Core supply power (VDDPLL and VDDD): 1.2V±0.1V I/O supply power(VDDIO): 1.65V to 3.6V LCD interface supply power (VDDLCD): 1.65V to 3.6V • • • • • • • 3 ORDERING INFORMATION Table 3-1: Ordering Information Ordering Part Number SSD1963G41 SSD1963QL9 SSD1963QL9R Package Form TFBGA-80 (Tray) LQFP-128 (Tray) LQFP-128 (Tape & Reel) Solomon Systech May 2010 P 8/94 Rev 1.2 SSD1963 4 BLOCK DIAGRAM Figure 4-1: SSD1963 Block Diagram ` SSD1963 Rev 1.2 P 9/94 May 2010 Solomon Systech 5 5.1 PIN ARRANGEMENT 80 balls TFBGA Figure 5-1: Pinout Diagram –TFBGA (Topview) Table 5-1: TFBGA Pin Assignment Table Pin # A1 A2 A3 A4 A5 A6 A7 A8 A9 B1 B2 B3 B4 B5 B6 B7 B8 B9 Signal Name LDATA16 LDATA15 GAMAS1 TE LSHIFT GPIO2 GPIO1 GPIO0 VDDLCD LDATA14 LDATA13 GAMAS0 PWM LLINE GPIO3 LDATA20 XTAL_OUT Pin # C1 C2 C3 C4 C5 C6 C7 C8 C9 D1 D2 D3 D4 D5 D6 D7 D8 D9 Signal Name VDDLCD LDATA12 LDATA11 LDATA10 LDATA9 LDEN LDATA17 LDATA21 XTAL_IN VSS LDATA8 LDATA7 LDATA6 LDATA5 LFRAME LDATA23 LDATA22 VSSPLL Pin # E1 E2 E3 E4 E5 E6 E7 E8 E9 F1 F2 F3 F4 F5 F6 F7 F8 F9 Signal Name LDATA4 LDATA3 LDATA2 LDATA1 VSS VDDD R/W# (WR#) D[4] VDDPLL LDATA18 LDATA19 LDATA0 D[19] VSS VDDD E(RD#) D[3] CLK Pin # G1 G2 G3 G4 G5 G6 G7 G8 G9 H1 H2 H3 H4 H5 H6 H7 H8 H9 Signal Name D[22] D[23] D[18] D[13] D[10] D[7] D/C# D[2] D[1] D[21] D[17] D[15] D[12] D[9] D[6] CS# CONF D[0] Pin # J1 J2 J3 J4 J5 J6 J7 J8 J9 Signal Name D[20] D[16] D[14] D[11] D[8] D[5] RESET# VSS VDDIO Solomon Systech May 2010 P 10/94 Rev 1.2 SSD1963 5.2 128 pins LQFP Figure 5-2 : Pinout Diagram – LQFP (Topview) R/W#(WR#) RESET# E(RD#) VDDIO VDDIO VDDIO VDDIO 128 127 126 125 124 123 122 121 120 119 118 117 116 115 114 113 112 111 110 109 108 107 106 105 104 103 102 101 100 99 98 VDDD VSS VSS VDDIO VSS VDDD D0 D1 D2 D3 D4 VDDIO VSS VDDD CLK VDDIO VSS VDDPLL VSSPLL VSS VDDD XTAL_IN VSS XTAL_OUT VDDD VSS VDDLCD LDATA23 LDATA22 LDATA21 LDATA20 VDDD 97 VDDIO CONF VDDD VDDD VDDD VDDD D/C# VSS VSS VSS VSS CS# D10 D11 D12 D13 D14 D15 D16 D17 D5 D6 D7 D8 D9 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 VSS VDDIO VSS VDDD D20 D21 D22 D23 D18 D19 LDATA18 LDATA19 VDDLCD VSS VDDD LDATA0 LDATA1 LDATA2 LDATA3 LDATA4 LDATA5 VDDLCD VSS VDDD LDATA6 LDATA7 LDATA8 LDATA9 LDATA10 LDATA11 VDDLCD VSS SSD1963 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 LDATA16 LDATA15 LDATA14 LDATA13 LDATA12 VDDLCD LDATA17 GAMAS0 GAMAS1 VDDLCD VDDLCD VDDLCD VDDLCD LFRAME GPIO0 GPIO1 GPIO2 GPIO3 LSHIFT VDDD VDDD VDDD SSD1963 VDDD LLINE LDEN PWM VSS VSS VSS VSS VSS TE Rev 1.2 P 11/94 May 2010 Solomon Systech Table 5-2 : LQFP Pin Assignment Table Pin # 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 Signal Name VDDD VSS VSS VDDIO VSS VDDD D0 D1 D2 D3 D4 VDDIO VSS VDDD CLK VDDIO VSS VDDPLL VSSPLL VSS VDDD XTAL_IN VSS XTAL_OUT VDDD VSS VDDLCD LDATA23 LDATA22 LDATA21 LDATA20 VDDD Pin # 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 Signal Name VSS VDDLCD LDATA17 GPIO0 GPIO1 GPIO2 GPIO3 VDDD VSS VDDLCD LFRAME LLINE LSHIFT VDDD VSS VDDLCD LDEN TE PWM GAMAS0 GAMAS1 VDDLCD VSS VDDD VSS VDDLCD LDATA16 LDATA15 LDATA14 LDATA13 LDATA12 VDDD Pin # 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 Signal Name VSS VDDLCD LDATA11 LDATA10 LDATA9 LDATA8 LDATA7 LDATA6 VDDD VSS VDDLCD LDATA5 LDATA4 LDATA3 LDATA2 LDATA1 LDATA0 VDDD VSS VDDLCD LDATA19 LDATA18 D19 D18 D23 D22 D21 D20 VDDD VSS VDDIO VSS Pin # 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 Signal Name VDDIO D17 D16 VDDIO VSS VDDD D15 D14 D13 D12 D11 VDDIO VSS VDDD D10 D9 D8 D7 D6 D5 VDDIO VSS VDDD R/W#(WR#) E(RD#) D/C# CS# VDDIO VSS VDDD RESET# CONF Solomon Systech May 2010 P 12/94 Rev 1.2 SSD1963 6 PIN DESCRIPTIONS I = Input O =Output IO = Bi-directional (input/output) P = Power pin Hi-Z = High impedance Key: Table 6-1: MCU Interface Pin Mapping Pin Name CLK XTAL_IN XTAL_OUT CS# D/C# E(RD#) Reference Type Voltage Level I I O I I I VDDIO VDDIO VDDIO VDDIO TFBGA Pin # F9 C9 B9 H7 G7 F7 LQFP Pin # 15 22 24 123 122 121 Description TTL clock input. This pin should be tied to VSS if TTL clock input is not used Crystal oscillator input. This pin should be tied to VSS if not used Crystal oscillator output. This pin should be floating if not used Chip select Data/Command select 6800 mode: E (enable signal) 8080 mode: RD# (read strobe signal) 6800 mode: R/W# 0: Write cycle 1: Read cycle 8080 mode: WR# (write strobe signal) R/W#(WR#) I VDDIO E7 120 D[23:0] IO VDDIO E8, F4, F8, G1, G2, G3, G4, G5, G6, G8, G9, H1, H2, H3, H4, H5, H6, H9, J1, J2,J3, J4, J5, J6 A5 TE O VDDLCD 7, 8, 9, 10, 11, 87, 88, 89, 90, 91, 92, 98, 99, Data bus. Pins not used should be floating 103, 104, 105, 106, 107, 111, 112, 113, 114, 115, 116 50 Tearing effect SSD1963 Rev 1.2 P 13/94 May 2010 Solomon Systech Table 6-2: LCD Interface Pin Mapping Pin Name LFRAME LLINE LSHIFT LDEN Reference Type Voltage Level O VDDLCD O VDDLCD O VDDLCD O VDDLCD TFBGA Pin # D6 B6 A6 C6 A2, A3, B2, B3, B8, C2, C3, C4, C5, C7, C8, D2, D3, D4, D5, D7, D8, E1, E2, E3, E4, F1, F2, F3 A7, A8, A9, B7 A4, B4 B5 LQFP Pin # 43 44 45 49 28, 29, 30, 31, 35, 59, 60, 61, 62, 63, 67, 68, 69, 70, 71, 72, 76, 77, 78, 79, 80, 81, 85, 86 Description Vertical sync (Frame pulse) Horizontal sync (Line pulse) Pixel clock (Pixel shift signal) Data valid LDATA[23:0] O VDDLCD RGB data GPIO[3:0] GAMAS [1:0] PWM IO O O VDDLCD VDDLCD VDDLCD These pins can be configured for display 36, 37, 38, 39 miscellaneous signals or as general purpose I/O. Default as input 52, 53 Gamma selection for panel 51 PWM output for backlight driver Table 6-3: Control Signal Pin Mapping Pin Name RESET# CONF Reference Type Voltage Level I VDDIO I VDDIO TFBGA Pin # J7 H8 LQFP Pin # 127 128 Description Master synchronize reset MCU interface configuration 0: 6800 Interface 1: 8080 Interface Table 6-4: Power Pin Mapping Pin Name VDDD VDDLCD VDDPLL VDDIO Type P P P P LQFP Description Pin # 1, 6, 14, 21, 25, 32, E6, F6 40, 46, 56, 64, 73, 82, Power supply for internal digital circuit 93, 102, 110, 119, 126 27, 34, 42, 48, 54, 58, B1, C1 Power supply for LCD interface related pads 66, 75, 84 Power supply for internal analog circuit and E9 18 analog I/O pads 4, 12, 16, J9 95, 97, 100, 108, 117, Power supply for digital I/O pads 124 2, 3, 5, 13, 17, 20, 23, 26, 33, 41, 47, 55, 57, D1, E5, F5, J8 Ground for internal digital circuit 65, 74, 83, 94, 96, 101, 109, 118, 125 Ground for internal analog circuit and analog I/O D9 19 pads TFBGA Pin # VSS P VSSPLL P Solomon Systech May 2010 P 14/94 Rev 1.2 SSD1963 Table 6-5 : LCD Interface Pin Mapping Pin Names LFRAME LLINE LSHIFT LDEN LDATA23 LDATA22 LDATA21 LDATA20 LDATA19 LDATA18 LDATA17 LDATA16 LDATA15 LDATA14 LDATA13 LDATA12 LDATA11 LDATA10 LDATA9 LDATA8 LDATA7 LDATA6 LDATA5 LDATA4 LDATA3 LDATA2 LDATA1 LDATA0 24-bit 18-bit FRAME LINE SHIFT DEN Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0 8-bit serial R7 R6 R5 R4 R3 R2 R1 R0 G7 G6 G5 G4 G3 G2 G1 G0 B7 B6 B5 B4 B3 B2 B1 B0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 Drive 0 D7 D6 D5 D4 D3 D2 D1 D0 Note (1) These pin mappings use signal names commonly used for each panel type, however signal names may differ between panel manufacturers. SSD1963 Rev 1.2 P 15/94 May 2010 Solomon Systech 7 7.1 FUNCTIONAL BLOCK DESCRIPTIONS MCU Interface The MCU interface connects the MCU and SSD1963 graphics controller. The MCU interface can be configured as 6800 mode and 8080 mode by the CONF pin. By pulling the CONF pin to VSSIO, the MCU interface will be configured as 6800 mode interface. If the CONF pin is connected to VDDIO, the MCU interface will be configure in 8080 mode. 7.1.1 6800 Mode The 6800 mode MCU interface consist of CS#, D/C#, E, R/W#, D[23:0], and TE signals (Please refer to Table 6-1 for pin multiplexed with 8080 mode). This interface supports both fixed E and clock E scheme to define a read/write cycle. If the E signal is kept high and used as enable signal, the CS# signal acts as a bus clock, the data or command will be latched into the system at the rising edge of CS#. If the user wants to use the E pin as the clock pin, the CS# pin then need to be fixed to logic 0 to select the chip. Then the falling edge of the E signal will latch the data or command. For details, please refer to the timing diagram in chapter 13.2.1. 7.1.2 8080 Mode The 8080 mode MCU interface consist of CS#, D/C#, RD#, WR#, D[23:0] and TE signals (Please refer to Table 6-1 for pin multiplexed with 6800 mode). This interface use WR# to define a write cycle and RD# for read cycle. If the WR# goes low when the CS# signal is low, the data or command will be latched into the system at the rising edge of WR#. Similarly, the read cycle will start when RD# goes low and end at the rising edge of RD#. The detailed timing will show in the chapter 13.2.2. 7.1.3 Register Pin Mapping When user access the registers via the parallel MCU interface, only D[7:0] will be used regardless the width of the pixel data is. Therefore, D[23:8] will only be used to address the display data only. This provided the possibility that the pixel data format as shown in Table 7-1 can be configured by command 0xF0. 7.1.4 Pixel Data Format Both 6800 and 8080 support 8-bit, 9-bit, 16-bit, 18-bit and 24-bit data bus. Depending on the width of the data bus, the display data are packed into the data bus in different ways. Solomon Systech May 2010 P 16/94 Rev 1.2 SSD1963 Table 7-1: Pixel Data Format Interface 24 bits 18 bits 16 bits (565 format) Cycle D[23] D[22] D[21] D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] 1 1 1 1 st st st st R7 R6 R5 R4 R3 R2 R1 R5 R0 R4 G7 R3 R5 R7 B7 G7 G6 R2 R4 R6 B6 G6 G5 R1 R3 R5 B5 G5 G4 R0 R2 R4 B4 G4 G3 G5 R1 R3 B3 G3 R7 G3 G2 G4 G5 R2 B2 G2 R6 G2 G1 G3 G4 R1 B1 G1 R5 G1 G0 G2 G3 R0 B0 G0 R4 G0 R5 G2 B7 G1 G2 G7 R7 B7 R3 B7 R4 G1 R7 G7 B7 B6 G0 G1 G6 R6 B6 R2 B6 R3 G0 R6 G6 B6 B5 B5 G0 G5 R5 B5 R1 B5 R2 B5 R5 G5 B5 B4 B4 B5 G4 R4 B4 R0 B4 R1 B4 R4 G4 B4 B3 B3 B4 G3 R3 B3 G7 B3 R0 B3 R3 G3 B3 B2 B2 B3 G2 R2 B2 G6 B2 G5 B2 R2 G2 B2 B1 B1 B2 G1 R1 B1 G5 B1 G4 B1 R1 G1 B1 B0 B0 B1 G0 R0 B0 G4 B0 G3 B0 R0 G0 B0 16 bits 2 3 nd rd 12 bits 1s t 2nd 1 2 st nd st 9 bits 1 8 bits 2 3 nd rd 7.1.5 Tearing Effect Signal (TE) The Tearing Effect Signal (TE) is a feedback signal from the LCD Controller to MCU. This signal reveals the display status of LCD controller. In the non-display period, the TE signal will go high. Therefore, this signal enables the MCU to send data by observing the non-display period to avoid tearing. Figure 7-1 shows how the TE signal helps to avoid tearing. If the MCU writing speed is slower than the display speed, the display data should be updated after the LCD controller start to scan the frame buffer. Then the LCD controller will always display the old memory content until the next frame. However, if the MCU is faster than the LCD controller, it should start updating the display content in the vertical non-display period (VNDP) to enable the LCD controller will always get the newly updated data. SSD1963 Rev 1.2 P 17/94 May 2010 Solomon Systech Figure 7-1: Relationship between Tearing Effect Signal and MCU Memory Writing In SSD1963, users can configure the TE signal to reflect the vertical non-display period only or reflect both vertical and horizontal non-display period. With the additional horizontal non-display period information, the MCU can control the refresh action in more accurately by counting the horizontal line scanned by the LCD controller. Usually, a fast MCU will not need horizontal non-display period. But a slow MCU will need it to ensure the frame buffer update process always lags behind the LCD controller. 7.2 System Clock Generation The system clock of SSD1963 is generated by the built-in PLL. The reference clock of the PLL can come from either the CLK pin or the external crystal oscillator. Since the CLK pin and the output of the oscillator was connected to PLL with an “OR” gate, the unused clock must be tied to VSS. Before the PLL output is configured as the system clock by the bit 1 of “set_pll” command 0xE0, the system will be clocked by the reference clock. This enables the user to send the “set_pll_mn” command 0xE2 to the PLL for frequency configuration. When the PLL frequency is configured and the PLL was enabled with the bit 0 of “set_pll” command 0xE0, the user should still wait for 100ms for the PLL to lock. Then the PLL is ready and can be configured as system clock with the bit 1 of “set_pll” command 0xE0. Solomon Systech May 2010 P 18/94 Rev 1.2 SSD1963 Figure 7-2: Clock Control Diagram set_pll bit 1 set_pll bit 0 CLK EN REF FB PLL 1/M 1 System Clock 0 OSC XTAL_IN XTAL_OUT 1/N EXTERNAL CRYSTAL 7.3 Frame Buffer There are 1215K bytes built-in SRAM inside SSD1963 to use as frame buffer. When the frame buffer is written or read, the “address counter” will automatically increase by one or decrease by one depends on the frame buffer settings. Table 7-2: Frame Buffer Settings regarding to set_address_mode command 0x36 7.4 System Clock and Reset Manager The “System Clock and Reset Manager” distributes the reset signal and clock signal to the entire system. It controls the Clock Generator and contains clock gating circuitry to turn on and off the clock of each functional module. Also, it divides the root clock from Clock Generator to operation clocks for different module. The System Clock and Reset Manager also manage the reset signals to ensure all the module are reset to appropriate status when the system are in reset state, deep sleep state, sleep state and display state. Figure 7-3 shows a state diagram of four operation states of SSD1963. SSD1963 Rev 1.2 P 19/94 May 2010 Solomon Systech Figure 7-3: State Diagram of SSD1963 7.5 7.5.1 LCD Controller Display Format The LCD controller reads the frame buffer and generates display signals according to the selected display panel format. SSD1963 supports common RAM-less TFT driver using generic RGB data format. 7.5.2 General Purpose Input/Output (GPIO) The GPIO pins can operate in 2 modes, GPIO mode and miscellaneous display signal mode. When the pins are configured as GPIOs, these pins can be controlled directly by MCU. Therefore, user can use these pins to emulate other interface such as SPI or I2C. If these pins are configured as display signals, they will toggle with display periodically according to the signal settings. They can be set to toggle once a frame, once a line or in arbitrary period. Therefore they can be configured as some common signal needed for different panels such as STH or LP. Solomon Systech May 2010 P 20/94 Rev 1.2 SSD1963 8 COMMAND TABLE Hex Code 0x00 0x01 0x0A 0x0B 0x0C 0x0D 0x0E 0x0F 0x10 Command nop soft_reset get_power_mode get_address_mode Reserved get_display_mode get_tear_effect_status Reserved enter_sleep_mode Description No operation Software Reset Get the current power mode Get the frame buffer to the display panel read order Reserved The SSD1963 returns the Display Image Mode. Get the Tear Effect status Reserved Turn off the panel. This command will pull low the GPIO0. If GPIO0 is configured as normal GPIO or LCD miscellaneous signal with command set_gpio_conf, this command will be ignored. Turn on the panel. This command will pull high the GPIO0. If GPIO0 is configured as normal GPIO or LCD miscellaneous signal with command set_gpio_conf, this command will be ignored. Part of the display area is used for image display. The whole display area is used for image display. Displayed image colors are not inverted. Displayed image colors are inverted. Selects the gamma curve used by the display panel. Blanks the display panel Show the image on the display panel Set the column address Set the page address Transfer image information from the host processor interface to the SSD1963 starting at the location provided by set_column_address and set_page_address Transfer image data from the SSD1963 to the host processor interface starting at the location provided by set_column_address and set_page_address Defines the partial display area on the display panel Defines the vertical scrolling and fixed area on display area Synchronization information is not sent from the SSD1963 to the host processor Synchronization information is sent from the SSD1963 to the host processor at the start of VFP Set the read order from frame buffer to the display panel Defines the vertical scrolling starting point Full color depth is used for the display panel Reduce color depth is used on the display panel. Reserved Transfer image information from the host processor interface to the SSD1963 from the last written location Read image data from the SSD1963 continuing after the last read_memory_continue or read_memory_start 0x11 0x12 0x13 0x20 0x21 0x26 0x28 0x29 0x2A 0x2B 0x2C exit_sleep_mode enter_partial_mode enter_normal_mode exit_invert_mode enter_invert_mode set_gamma_curve set_display_off set_display_on set_column_address set_page_address write_memory_start 0x2E 0x30 0x33 0x34 0x35 0x36 0x37 0x38 0x39 0x3A 0x3C 0x3E read_memory_start set_partial_area set_scroll_area set_tear_off set_tear_on set_address_mode set_scroll_start exit_idle_mode enter_idle_mode Reserved write_memory_continue read_memory_continue SSD1963 Rev 1.2 P 21/94 May 2010 Solomon Systech Hex Code 0x44 0x45 0xA1 0xA8 0xB0 0xB1 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB 0xBC 0xBD 0xBE 0xBF 0xC0 0xC1 0xC2 0xC3 0xC4 0xC5 0xC6 0xC7 0xC8 0xC9 0xCA 0xCB 0xCC Command set_tear_scanline get_scanline read_ddb Reserved set_lcd_mode_ get_lcd_mode set_hori_period get_hori_period set_vert_period get_vert_period set_gpio_conf get_gpio_conf set_gpio_value get_gpio_status set_post_proc get_post_proc set_pwm_conf get_pwm_conf set_lcd_gen0 get_lcd_gen0 set_lcd_gen1 get_lcd_gen1 set_lcd_gen2 get_lcd_gen2 set_lcd_gen3 get_lcd_gen3 set_gpio0_rop get_gpio0_rop set_gpio1_rop get_gpio1_rop set_gpio2_rop Description Synchronization information is sent from the SSD1963 to the host processor when the display panel refresh reaches the provided scanline Get the current scan line Read the DDB from the provided location Reserved Set the LCD panel mode and resolution Get the current LCD panel mode, pad strength and resolution Set front porch Get current front porch settings Set the vertical blanking interval between last scan line and next LFRAME pulse Set the vertical blanking interval between last scan line and next LFRAME pulse Set the GPIO configuration. If the GPIO is not used for LCD, set the direction. Otherwise, they are toggled with LCD signals. Get the current GPIO configuration Set GPIO value for GPIO configured as output Read current GPIO status. If the individual GPIO was configured as input, the value is the status of the corresponding pin. Otherwise, it is the programmed value. Set the image post processor Set the image post processor Set the image post processor Set the image post processor Set the rise, fall, period and toggling properties of LCD signal generator 0 Get the current settings of LCD signal generator 0 Set the rise, fall, period and toggling properties of LCD signal generator 1 Get the current settings of LCD signal generator 1 Set the rise, fall, period and toggling properties of LCD signal generator 2 Get the current settings of LCD signal generator 2 Set the rise, fall, period and toggling properties of LCD signal generator 3 Get the current settings of LCD signal generator 3 Set the GPIO0 with respect to the LCD signal generators using ROP operation. No effect if the GPIO0 is configured as general GPIO. Get the GPIO0 properties with respect to the LCD signal generators. Set the GPIO1 with respect to the LCD signal generators using ROP operation. No effect if the GPIO1 is configured as general GPIO. Get the GPIO1 properties with respect to the LCD signal generators. Set the GPIO2 with respect to the LCD signal generators using ROP operation. No effect if the GPIO2 is configured as general GPIO. Solomon Systech May 2010 P 22/94 Rev 1.2 SSD1963 Hex Code 0xCD 0xCE 0xCF 0xD0 0xD1 0xD4 0xD5 0xE0 0xE2 0xE3 0xE4 0xE5 0xE6 0xE7 0xE8 0xE9 0xF0 0xF1 0xFF Command get_gpio2_rop set_gpio3_rop get_gpio3_rop set_dbc_conf get_dbc_conf set_dbc_th get_dbc_th set_pll set_pll_mn get_pll_mn get_pll_status set_deep_sleep set_lshift_freq get_lshift_freq Reserved Reserved set_pixel_data_interface get_pixel_data_interface Reserved Description Get the GPIO2 properties with respect to the LCD signal generators. Set the GPIO3 with respect to the LCD signal generators using ROP operation. No effect if the GPIO3 is configured as general GPIO. Get the GPIO3 properties with respect to the LCD signal generators. Set the dynamic back light configuration Get the current dynamic back light configuration Set the threshold for each level of power saving Get the threshold for each level of power saving Start the PLL. Before the start, the system was operated with the crystal oscillator or clock input Set the PLL Get the PLL settings Get the current PLL status Set deep sleep mode Set the LSHIFT (pixel clock) frequency Get current LSHIFT (pixel clock) frequency setting Reserved Reserved Set the pixel data format of the parallel host processor interface Get the current pixel data format settings Reserved SSD1963 Rev 1.2 P 23/94 May 2010 Solomon Systech 9 9.1 COMMAND DESCRIPTIONS nop 0x00 None D/C 0 D7 0 D6 0 D5 0 D4 0 D3 0 D2 0 D1 0 D0 0 Hex 00 Command Parameters Command Description No operation. 9.2 soft_reset 0x01 None D/C 0 D7 0 D6 0 D5 0 D4 0 D3 0 D2 0 D1 0 D0 1 Hex 01 Command Parameters Command Description The SSD1963 performs a software reset. All the configuration register will be reset except command 0xE0 to 0xE5. Note : The host processor must wait 5ms before sending any new commands to a SSD1963 following this command. 9.3 get_power_mode 0x0A 1 D/C 0 1 D7 0 0 D6 0 A6 D5 0 A5 D4 0 A4 D3 1 A3 D2 0 A2 D1 1 0 D0 0 0 Hex 0A xx Command Parameters Command Parameter 1 Description Get the current power mode A[6] : Idle mode on/off (POR = 0) 0 Idle mode off 1 Idle mode on A[5] : Partial mode on/off (POR = 0) 0 Partial mode off 1 Partial mode on A[4] : Sleep mode on/off (POR = 0) 0 Sleep mode on 1 Sleep mode off A[3] : Display normal mode on/off (POR = 1) 0 Display normal mode off Solomon Systech May 2010 P 24/94 Rev 1.2 SSD1963 1 Display normal mode on (partial mode and vertical scroll off) A[2] : Display on/off (POR = 0) 0 Display is off 1 Display is on 9.4 get_address_mode 0x0B 1 D/C 0 1 D7 0 A7 D6 0 A6 D5 0 A5 D4 0 A4 D3 1 A3 D2 0 A2 D1 1 0 D0 1 0 Hex 0B xx Command Parameters Command Parameter 1 Description Get the frame buffer to the display panel read order A[7] : Page address order (POR = 0) 0 Top to bottom 1 Bottom to top A[6] : Column address order (POR = 0) 0 Left to right 1 Right to left A[5] : Page / Column order (POR = 0) 0 Normal mode 1 Reverse mode A[4] : Line address order (POR = 0) 0 LCD refresh top to bottom 1 LCD refresh bottom to top A[3] : RGB / BGR order (POR = 0) 0 RGB 1 BGR A[2] : Display data latch data (POR = 0) 0 LCD refresh left to right 1 LCD refresh right to left 9.5 get_display_mode 0x0D 1 D/C 0 1 D7 0 A7 D6 0 0 D5 0 A5 D4 0 0 D3 1 0 D2 1 A2 D1 0 A1 D0 1 A0 Hex 0D xx Command Parameters Command Parameter 1 Description Get the Display Image Mode status. A[7] : Vertical scrolling on/off (POR = 0) 0 Vertical scrolling is off SSD1963 Rev 1.2 P 25/94 May 2010 Solomon Systech 1 Vertical scrolling is on A[5] : Invert mode on/off (POR = 0) 0 Inversion is off 1 Inversion is on A[2:0] : Gamma curve selection (POR = 011) 000 Gamma curve 0 001 Gamma curve 1 010 Gamma curve 2 011 Gamma curve 3 100 Reserved 101 Reserved 110 Reserved 111 Reserved 9.6 get_tear_effect_status 0x0E 1 D/C 0 1 D7 0 A7 D6 0 0 D5 0 0 D4 0 0 D3 1 0 D2 1 0 D1 1 0 D0 0 0 Hex 0E xx Command Parameters Command Parameter 1 Description Get the current Tear Effect mode from the SSD1963 A[7] : Tearing effect line mode (POR = 0) 0 Tearing effect off 1 Tearing effect on Solomon Systech May 2010 P 26/94 Rev 1.2 SSD1963 9.7 enter_sleep_mode 0x10 None D/C 0 D7 0 D6 0 D5 0 D4 1 D3 0 D2 0 D1 0 D0 0 Hex 10 Command Parameters Command Description Turn off the panel. This command causes the SSD1963 to enter sleep mode and pull low the GPIO[0] if set_gpio_conf (0xB8) B0 = 0 If GPIO[0] is configured as normal GPIO or LCD miscellaneous signal with command set_gpio_conf (0xB8), this command will not affect the GPIO[0]. Note : The host processor must wait 5ms before sending any new commands to a SSD1963 following this command. 9.8 exit_sleep_mode 0x11 None D/C 0 D7 0 D6 0 D5 0 D4 1 D3 0 D2 0 D1 0 D0 1 Hex 11 Command Parameters Command Description Turn on the panel. This command causes the SSD1963 to exit sleep mode and will pull high the GPIO[0] if set_gpio_conf (0xB8) B0 = 0. If GPIO[0] is configured as normal GPIO or LCD miscellaneous signal with command set_gpio_conf (0xB8), this command will not affect the GPIO[0]. Note : The host processor must wait 5ms after sending this command before sending another command. **This command will automatic trigger set_display_on (0x29) 9.9 enter_partial_mode 0x12 None D/C 0 D7 0 D6 0 D5 0 D4 1 D3 0 D2 0 D1 1 D0 0 Hex 12 Command Parameters Command Description Once enter_partial_mode is triggered, the Partial Display Mode window is described by the set_partial_area (0x30). Once enter_normal_mode (0x13) is triggered, partial display mode will end. 9.10 enter_normal_mode Command Parameters 0x13 None SSD1963 Rev 1.2 P 27/94 May 2010 Solomon Systech Command D/C 0 D7 0 D6 0 D5 0 D4 1 D3 0 D2 0 D1 1 D0 1 Hex 13 Description This command causes the SSD1963 to enter the normal mode. Normal mode is defined as partial display and vertical scroll mode are off. That means the whole display area is used for image display. 9.11 exit_invert_mode Command Parameters 0x20 None D/C 0 D7 0 D6 0 D5 1 D4 0 D3 0 D2 0 D1 0 D0 0 Hex 20 Command Description This command causes the SSD1963 to stop inverting the image data on the display panel. The frame buffer contents remain unchanged. Figure 9-1: Exit Invert mode example Frame Buffer Display Panel 9.12 enter_invert_mode Command Parameters 0x21 None D/C 0 D7 0 D6 0 D5 1 D4 0 D3 0 D2 0 D1 0 D0 1 Hex 21 Command Description This command causes the SSD1963 to invert the image data only on the display panel. The frame buffer contents remain unchanged. Solomon Systech May 2010 P 28/94 Rev 1.2 SSD1963 Figure 9-2: Enter Invert mode example Frame Buffer Display Panel 9.13 set_gamma_curve Command Parameters 0x26 1 D/C 0 1 D7 0 0 D6 0 0 D5 1 0 D4 0 0 D3 0 A3 D2 1 A2 D1 1 A1 D0 0 A0 Hex 26 xx Command Parameter 1 Description Selects the gamma curve used by the display panel. A[3:0] 0000 0001 0010 0100 1000 Others Gamma curve selection (POR = 1000) No gamma curve selected (Same as 0001b) Gamma curve 0 Gamma curve 1 Gamma curve 2 Gamma curve 3 Reserved GAMAS[1] 0 0 0 1 1 GAMAS[0] 0 0 1 0 1 9.14 set_display_off Command Parameters 0x28 None D/C 0 D7 0 D6 0 D5 1 D4 0 D3 1 D2 0 D1 0 D0 0 Hex 28 Command Description Blanks the display panel. The frame buffer contents remain unchanged. 9.15 set_display_on Command Parameters 0x29 None D/C 0 D7 0 D6 0 D5 1 D4 0 D3 1 D2 0 D1 0 D0 1 Hex 29 Command Description Show the image on the display panel SSD1963 Rev 1.2 P 29/94 May 2010 Solomon Systech 9.16 set_column_address Command Parameters 0x2A 4 D/C 0 1 1 1 1 D7 0 SC15 SC7 EC15 EC7 D6 0 SC14 SC6 EC14 EC6 D5 1 SC13 SC5 EC13 EC5 D4 0 SC12 SC4 EC12 EC4 D3 1 SC11 SC3 EC11 EC3 D2 0 SC10 SC2 EC10 EC2 D1 1 SC9 SC1 EC9 EC1 D0 0 SC8 SC0 EC8 EC0 Hex 2A xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Description Set the column address of frame buffer accessed by the host processor with the read_memory_continue (0x3E) and write_memorty_continue (0x3C).. SC[15:8] : Start column number high byte (POR = 00000000) SC[7:0] : Start column number low byte (POR = 00000000) EC[15:8] : End column number high byte (POR = 00000000) EC[7:0] : End column number low byte (POR = 00000000) Note : SC[15:0] must always be equal to or less than EC[15:0] Figure 9-3: Set Column Address example EC[15:0] D4 0 SP12 SP4 EP12 EP 4 D3 1 SP11 SP3 EP11 EP 3 SC[15:0] 9.17 set_page_address Command Parameters 0x2B 4 D/C 0 1 1 1 1 D7 0 SP15 SP7 EP15 EP7 D6 0 SP14 SP6 EP14 EP 6 D5 1 SP13 SP5 EP13 EP 5 D2 0 SP10 SP2 EP10 EP 2 D1 0 SP9 SP1 EP 9 EP 1 D0 1 SP8 SP0 EP 8 EP 0 Hex 2B xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Description Set the page address of the frame buffer accessed by the host processor with the read_memory_start (0x2C), write_memory_start (0x2E), read_memory_continue (0x3E) and write_memory_continue (0x3C).. Solomon Systech May 2010 P 30/94 Rev 1.2 SSD1963 SP[15:8] : Start page (row) number high byte (POR = 00000000) SP[7:0] : Start page (row) number low byte (POR = 00000000) EP[15:8] : End page (row) number high byte (POR = 00000000) EP[7:0] : End page (row) number low byte (POR = 00000000) Note : SP[15:0] must always be equal to or less than EP[15:0] Figure 9-4: Set Page Address example SP[15:0] EP[15:0] 9.18 write_memory_start Command Parameters 0x2C None D/C 0 D7 0 D6 0 D5 1 D4 0 D3 1 D2 1 D1 0 D0 0 Hex 2C Command Description Transfer image information from the host processor interface to the SSD1963 starting at the location provided by set_column _address (0x2A) and set _page_address (0x2B). If set_address_mdoe (0x36) A[5] = 0: The column and page address are reset to the Start Column (SC) and Start Page (SP), respectively. Pixel Data 1 is stored in frame buffer at (SC, SP). The column address is then incremented and pixels are written to the frame buffer until the column address equals the End Column (EC) value. The column address is then reset to SC and the page address is incremented. Pixels are written to the frame buffer until the page address equals the End Page (EP) value and the column address equals the EC value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored. If set_address_mode (0x36) A[5] = 1: The column and page address are reset to the Start Column (SC) and Start Page (SP), respectively. Pixel Data 1 is stored in frame buffer at (SC, SP). The page address is then incremented and pixels are written to the frame buffer until the page address equals the End Page (EP) value. The page address is then reset to SP and the column address is incremented. Pixels are written to the frame buffer until the column address equals the End column (EC) value and the page address equals the EP value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored. SSD1963 Rev 1.2 P 31/94 May 2010 Solomon Systech 9.19 read_memory_start Command Parameters 0x2E None D/C 0 D7 0 D6 0 D5 1 D4 0 D3 1 D2 1 D1 1 D0 0 Hex 2E Command Description Transfer image data from the SSD1963 to the host processor interface starting at the location provided by set_column_address (0x2A) and set_page_address (0x2B). If set_address_mode A[5] = 0: The column and page address are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels Data 1 are read from frame buffer at (SC, SP). The column address is then incremented and pixels read from the frame buffer until the column address equals the End Column (EC) value. The column address is then reset to SC and the page address is incremented. Pixels are read from the frame buffer until the page address equals the End Page (EP) value and the column address equals the EC value, or the host processor sends another command. If set_address_mode (0x36) A[5] = 1: The column and page address are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels Data 1 are read from frame buffer at (SC, SP). The page address is then incremented and pixels read from the frame buffer until the page address equals the End Page (EP) value. The page address is then reset to SP and the column address is incremented. Pixels are read from the frame buffer until the column address equals the End Column (EC) value and the page address equals the EP value, or the host processor sends another command. 9.20 set_partial_area Command Parameters 0x30 4 D/C 0 1 1 1 1 D7 0 SR15 SR7 ER15 ER7 D6 0 SR14 SR6 ER14 ER6 D5 1 SR13 SR5 ER13 ER5 D4 1 SR12 SR4 ER12 ER4 D3 0 SR11 SR3 ER11 ER3 D2 0 SR10 SR2 ER10 ER2 D1 0 SR9 SR1 ER9 ER1 D0 0 SR8 SR0 ER8 ER0 Hex 30 xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Description This command defines the Partial Display mode’s display area. There are two parameters associated with this command, the first defines the Start Row (SR) and the second the End Row (ER). SR and ER refer to the Frame Buffer Line Pointer. SR[15:8] : Start display row number high byte (POR = 00000000) SR[7:0] : Start display row number low byte (POR = 00000000) ER[15:8] : End display row number high byte (POR = 00000000) ER[7:0] : End display row number low byte (POR = 00000000) Note : SR[15:0] and ER[15:0] cannot be 0000h nor exceed the last vertical line number. If End Row > Start Row Solomon Systech May 2010 P 32/94 Rev 1.2 SSD1963 Figure 9-5: Set Partial Area with set_address_mode (0x36) A[4] = 0 when End Row > Start Row SR[15:0] Partial Area ER[15:0] Figure 9-6: Set Partial Area with set_address_mode (0x36) A[4] = 1 when End Row > Start Row ER[15:0] Partial Area SR[15:0] If Start Row > End Row Figure 9-7: Set Partial Area with set_address_mode (0x36) A[4] = 0 when Start Row > End Row Partial Area ER[15:0] SR[15:0] Partial Area Figure 9-8: Set Partial Area with set_address_mode (0x36) A[4] = 1 when Start Row > End Row SSD1963 Rev 1.2 P 33/94 May 2010 Solomon Systech Partial Area SR[15:0] ER[15:0] Partial Area 9.21 set_scroll_area Command Parameters 0x33 6 D/C 0 1 1 1 1 1 1 D7 0 TFA15 TFA7 VSA15 VSA7 BFA15 BFA7 D6 0 TFA14 TFA6 VSA14 VSA6 BFA14 BFA6 D5 1 TFA13 TFA5 VSA13 VSA5 BFA13 BFA5 D4 1 TFA12 TFA4 VSA12 VSA4 BFA12 BFA4 D3 0 TFA11 TFA3 VSA11 VSA3 BFA11 BFA3 D2 0 TFA10 TFA2 VSA10 VSA2 BFA10 BFA2 D1 1 TFA9 TFA1 VSA9 VSA1 BFA9 BFA1 D0 1 TFA8 TFA0 VSA8 VSA0 BFA8 BFA0 Hex 33 xx xx xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Description Defines the vertical scrolling and fixed area on display area TFA[15:8] : High byte of Top Fixed Area number in lines from the top of the frame buffer (POR = 00000000) TFA[7:0] : Low byte of Top Fixed Area number in lines from the top of the frame buffer (POR = 00000000) VSA[15:8] : High byte of Vertical scrolling area in number of lines of the frame buffer (POR = 00000000) VSA[7:0] : Low byte of Vertical scrolling area in number of lines of the frame buffer (POR = 00000000) BFA[15:8] : High byte of Bottom Fixed Area in number of lines from the bottom of the frame buffer (POR = 00000000) BFA[7:0] : Low byte of Bottom Fixed Area in number of lines from the bottom of the frame buffer (POR = 00000000) If set_address_mode (0x36) A[4] = 0 : The TFA[15:0] describes the Top Fixed Area in number of lines from the top of the frame buffer. The top of the frame buffer and top of the display panel are aligned. The VSA[15:0] describes the height of the Vertical Scrolling Area in number of lines of frame buffer from the Vertical Scrolling Start Address. The first line of the Vertical Scrolling Area starts immediately after the bottom most line of the Top Fixed Area. The last line of the Vertical Scrolling Area ends immediately before the top most line of the Bottom Fixed Area. The BFA[15:0] describes the Bottom Fixed Area in number of lines from the bottom of the frame buffer. The bottom of the frame buffer and bottom of the display panel are aligned. TFA, VSA and BFA refer to the Frame Buffer Line Pointer. Solomon Systech May 2010 P 34/94 Rev 1.2 SSD1963 Figure 9-9: Set Scroll Area with set_address_mode (0x36) A[4] = 0 (0,0) Top Fixed Area TFA[15:0] First line read from memory VSA[15:0] BFA[15:0] Bottom Fixed Area If set_address_mode (0x36) A[4] = 1 : The TFA[15:0], describes the Top Fixed Area in number of lines from the bottom of the frame buffer. The bottom of the frame buffer and bottom of the display panel are aligned. The VSA[15:0] describes the height of the Vertical Scrolling Area in number of lines of frame buffer from the Vertical Scrolling Start Address. The first line of the Vertical Scrolling Area starts immediately after the top most line of the Top Fixed Area. The last line of the Vertical Scrolling Area ends immediately before the bottom most line of the Bottom Fixed Area. The BFA[15:0] describes the Bottom Fixed Area in number of lines from the top of the frame buffer. The top of the frame buffer and top of the display panel are aligned. TFA, VSA and BFA refer to the Frame Buffer Line Pointer. Figure 9-10: Set Scroll Area with set_address_mode (0x36) A[4] = 1 (0,0) Bottom Fixed Area BFA[15:0] VSA[15:0] First line read from memory TFA[15:0] Top Fixed Area Note : The sum of TFA, VSA and BFA must equal the number of the display panel’s horizontal lines (pages), otherwise Scrolling mode is undefined. In Vertical Scroll Mode, set_address_mode (0x36) A[5] should be set to ‘0’ – this only affects the Frame Buffer Write. SSD1963 Rev 1.2 P 35/94 May 2010 Solomon Systech 9.22 set_tear_off Command Parameters 0x34 None D/C 0 D7 0 D6 0 D5 1 D4 1 D3 0 D2 1 D1 0 D0 0 Hex 34 Command Description TE signal is not sent from the SSD1963 to the host processor. 9.23 set_tear_on Command Parameters 0x35 1 D/C 0 1 D7 0 0 D6 0 0 D5 1 0 D4 1 0 D3 0 0 D2 1 0 D1 0 0 D0 1 A0 Hex 35 xx Command Parameter 1 Description TE signal is sent from the SSD1963 to the host processor at the start of VFP. A[0] : Tearing effect line mode (POR = 0) 0 The tearing effect output line consists of V-blanking information only. 1 The tearing effect output line consists of both V-blanking and H-blanking information by set_tear_scanline (0x44). The TE signal shall be active low when the display panel is in Sleep mode. 9.24 set_address_mode Command Parameters 0x36 1 D/C 0 1 D7 0 A7 D6 0 A6 D5 1 A5 D4 1 A4 D3 0 A3 D2 1 A2 D1 1 A1 D0 0 A0 Hex 36 xx Command Parameter 1 Description Set the read order from host processor to frame buffer by A[7:5] and A[3] and from frame buffer to the display panel by A[2:0] and A[4]. A[7] : Page address order (POR = 0) This bit controls the order that pages of data are transferred from the host processor to the SSD1963’s frame buffer. 0 Top to bottom, pages transferred from SP (Start Page) to EP (End Page). 1 Bottom to top, pages transferred from EP (End Page) to SP (Start Page). Solomon Systech May 2010 P 36/94 Rev 1.2 SSD1963 Figure 9-11: A[7] Page Address Order A[7]=0, A[6]=A[5]=0,A[3]=x Frame Buffer SP A[7]=1, A[6]=A[5]=0,A[3]=x Frame Buffer SP Host Host SP EP     EP SC  EC SC  EC EP SC  EC EP SC  EC SP A[6] : Column address order (POR = 0) This bit controls the order that columns of data are transferred from the host processor to the SSD1963’s frame buffer. 0 Left to right, columns transferred from SC (Start Column) to EC (End Column). 1 Right to left, columns transferred from EC (End Column) to SC (Start Column). Figure 9-12: A[6] Column Address Order Host A[6]=0, A[7]=A[5]=0,A[3]=x Frame Buffer SP Host SP A[6]=1, A[7]=A[5]=0,A[3]=x Frame Buffer SP SP     EP SC  EC SC  EC EP SC  EC EP EC  SC EP A[5] : Page / Column order (POR = 0) This bit controls the order that columns of data are transferred from the host processor to the SSD1963’s frame buffer. 0 Normal mode 1 Reverse mode Figure 9-13: A[5] Page / Column Address Order A[5]=0, A[7]=A[6]=0,A[3]=x Frame Buffer SP A[5]=1, A[7]=A[6]=0,A[3]=x Frame Buffer SP Host Host SP SC     EP SC  EC SC  EC EP SC  EC EP SP  EP EC SSD1963 Rev 1.2 P 37/94 May 2010 Solomon Systech A[4] : Line address order (POR = 0) This bit controls the display panel’s horizontal line refresh order. The image shown on the display panel is unaffected, regardless of the bit setting. 0 LCD refresh from top line to bottom line. 1 LCD refresh from bottom line to top line. A[3] : RGB / BGR order (POR = 0) This bit controls the RGB data order transferred from the SSD1963’s frame buffer to the display panel. 0 RGB 1 BGR Figure 9-14: A[3] RGB Order A[3] = 0 Frame Buffer R G B  Display Panel R G B Frame Buffer R G B  A[3] = 1 Display Panel B G R A[2] : Display data latch data (POR = 0) This bit controls the display panel’s vertical line data latch order. The image shown on the display panel is unaffected, regardless of the bit setting. 0 LCD refresh from left side to right side 1 LCD refresh from right side to left side A[1] : Flip Horizontal (POR = 0) This bit flips the image shown on the display panel left to right. No change is made to the frame buffer. 0 Normal 1 Flipped Figure 9-15: A[1] Flip Horizontal A[1]=0, A[4]=A[2]=A[0]=0 Display Panel 1 A[1]=1, A[4]=A[2]=A[0]=0 Display Panel 1 Frame Buffer Frame Buffer 1 1     n 1  m 1  m n 1  m n m  1 n Solomon Systech May 2010 P 38/94 Rev 1.2 SSD1963 A[0] : Flip Vertical (POR = 0) This bit flips the image shown on the display panel top to bottom. No change is made to the frame buffer. 0 Normal 1 Flipped Figure 9-16: A[0] Flip Vertical A[0]=0, A[4]=A[2]=A[1]=0 Display Panel 1 A[0]=1, A[4]=A[2]=A[1]=0 Frame Buffer Display Panel 1 Frame Buffer 1 n     n 1  m 1  m n 1  m n 1  m 1 9.25 set_scroll_start Command Parameters 0x37 2 D/C 0 1 1 D7 0 VSP15 VSP7 D6 0 VSP14 VSP6 D5 1 VSP13 VSP5 D4 1 VSP12 VSP4 D3 0 VSP11 VSP3 D2 1 VSP10 VSP2 D1 1 VSP9 VSP1 D0 1 VSP8 VSP0 Hex 37 xx xx Command Parameter 1 Parameter 2 Description This command sets the start of the vertical scrolling area in the frame buffer. The vertical scrolling area is fully defined when this command is used with the set_scroll_area (0x33). VSP[15:8] : High byte of the line number in frame buffer that is written to the display as the first line of the vertical scrolling area (POR = 00000000) VSP[7:0] : Low byte of the line number in frame buffer that is written to the display as the first line of the vertical scrolling area (POR = 00000000) If set_address_mode (0x36) A[4] = 0: Example: When Top Fixed Area = Bottom Fixed Area = 0, Vertical Scrolling Area = YY and VSP = 3. Figure 9-17: Set Scroll Start with set_address_mode (0x36) A[4] = 0 Frame Buffer (0,0) VSP[15:0] Display Panel VSP[15:0] (0,YY-1) (0,0) (0,YY-1) SSD1963 Rev 1.2 P 39/94 May 2010 Solomon Systech If set_address_mode (0x36) A[4] = 1: Example: When Top Fixed Area = Bottom Fixed Area = 0, Vertical Scrolling Area = YY and VSP = 3. Figure 9-18: Set Scroll Start with set_address_mode (0x36) A[4] = 1 Frame Buffer (0,YY-1) (0,0) (0,YY-1) VSP[15:0] Display Panel (0,0) VSP[15:0] Note : If set_address_mode, (0x36) A[4] = 0, TFA[15:0] - 1< VSP[15:0] < # of lines in frame buffer - BFA[15:0] If set_address_mode, (0x36) A[4] = 1, BFA[15:0] - 1 < VSP[15:0] < # of lines in frame buffer - TFA[15:0] 9.26 exit_idle_mode Command Parameters 0x38 None D/C 0 D7 0 D6 0 D5 1 D4 1 D3 1 D2 0 D1 0 D0 0 Hex 38 Command Description This command causes the SSD1963 to exit Idle Mode. Full color depth is used for the display panel. 9.27 enter_idle_mode Command Parameters 0x39 None D/C 0 D7 0 D6 0 D5 1 D4 1 D3 1 D2 0 D1 0 D0 1 Hex 39 Command Description This command causes the SSD1963 to enter Idle Mode. In Idle Mode, color depth is reduced. Colors are shown on the display panel using the MSB of each of the R, G and B color components in the frame buffer. Solomon Systech May 2010 P 40/94 Rev 1.2 SSD1963 Table 9-1 Enter Idle Mode memory content vs display color Color Black Blue Red Magenta Green Cyan Yellow White R7 R6 R5 R4 R3 R2 R1 R0 0XXXXXXX 0XXXXXXX 1XXXXXXX 1XXXXXXX 0XXXXXXX 0XXXXXXX 1XXXXXXX 1XXXXXXX G7 G6 G5 G4 G3 G2 G1 G0 0XXXXXXX 0XXXXXXX 0XXXXXXX 0XXXXXXX 1XXXXXXX 1XXXXXXX 1XXXXXXX 1XXXXXXX B7 B6 B5 B4 B3 B2 B1 B0 0XXXXXXX 1XXXXXXX 0XXXXXXX 1XXXXXXX 0XXXXXXX 1XXXXXXX 0XXXXXXX 1XXXXXXX 9.28 write_memory_continue Command Parameters 0x3C None D/C 0 D7 0 D6 0 D5 1 D4 1 D3 1 D2 1 D1 0 D0 0 Hex 3C Command Description Transfer image information from the host processor interface to the SSD1963 from the last write_memory_continue (0x3C) or write_memory_start (0x2C). If set_address_mode (0x36) A[5] = 0: Data is written continuing from the pixel location after the write range of the previous write_memory_start (0x2C) or write_memory_continue (0x3C). The column address is then incremented and pixels are written to the frame buffer until the column address equals the End Column (EC) value. The column address is then reset to SC and the page address is incremented. Pixels are written to the frame buffer until the page address equals the End Page (EP) value and the column address equals the EC value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored. If set_address_mode (0x36) A[5] = 1: Data is written continuing from the pixel location after the write range of the previous write_memory_start (0x2C) or write_memory_continue (0x3C). The page address is then incremented and pixels are written to the frame buffer until the page address equals the End Page (EP) value. The page address is then reset to SP and the column address is incremented. Pixels are written to the frame buffer until the column register equals the End column (EC) value and the page address equals the EP value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored. SSD1963 Rev 1.2 P 41/94 May 2010 Solomon Systech 9.29 read_memory_continue Command Parameters 0x3E None D/C 0 D7 0 D6 0 D5 1 D4 1 D3 1 D2 1 D1 1 D0 0 Hex 3E Command Description Read image data from the SSD1963 to host processor continuing after the last read_memory_continue (0x3E) or read_memory_start (0x2E). If set_address_mode (0x36) A[5] = 0: Pixels are read continuing from the pixel location after the read range of the previous read_memory_start (0x2E) or read_memory_continue (0x3E). The column address is then incremented and pixels are read from the frame buffer until the column address equals the End Column (EC) value. The column address is then reset to SC and the page address is incremented. Pixels are read from the frame buffer until the page address equals the End Page (EP) value and the column address equals the EC value, or the host processor sends another command. If set_address_mode (0x36) A[5] = 1: Pixels are read continuing from the pixel location after the read range of the previous read_memory_start (0x2E) or read_memory_continue (0x3E). The page address is then incremented and pixels are read from the frame buffer until the page address equals the End Page (EP) value. The page address is then reset to SP and the column address is incremented. Pixels are read from the frame buffer until the column address equals the End Column (EC) value and the page address equals the EP value, or the host processor sends another command. Solomon Systech May 2010 P 42/94 Rev 1.2 SSD1963 9.30 set_tear_scanline Command Parameters 0x44 2 D/C 0 1 1 D7 0 N15 N7 D6 1 N14 N6 D5 0 N13 N5 D4 0 N12 N4 D3 0 N11 N3 D2 1 N10 N2 D1 0 N9 N1 D0 0 N8 N0 Hex 44 xx xx Command Parameter 1 Parameter 2 Description TE signal is sent from the SSD1963 to the host processor when the display panel refresh reaches the provided scanline, N. N[15:8] : High byte of the scanline (POR = 00000000) N[7:0] : Low byte of the scanline (POR = 00000000) Note : Set Tear Scanline with N = 0 is equivalent to set_tear_on (0x35) A[0] = 0. This command takes affect on the frame following the current frame. Therefore, if the Tear Effect (TE) signal is already ON, the TE output shall continue to operate as programmed by the previous set_tear_on (0x35) or set_tear_scanline (0x44) until the end of the frame. 9.31 get_scanline Command Parameters 0x45 2 D/C 0 1 1 D7 0 N15 N7 D6 1 N14 N6 D5 0 N13 N5 D4 0 N12 N4 D3 0 N11 N3 D2 1 N10 N2 D1 0 N9 N1 D0 1 N8 N0 Hex 45 xx xx Command Parameter 1 Parameter 2 Description Get the current scan line, N. N[15:8] : High byte of the current scanline (POR = 00000000) N[7:0] : Low byte of the current scanline (POR = 00000000) SSD1963 Rev 1.2 P 43/94 May 2010 Solomon Systech 9.32 read_ddb Command Parameters 0xA1 5 D/C 0 1 1 1 1 1 D7 1 SSL15 SSL7 PROD7 0 1 D6 0 SSL14 SSL6 PROD6 0 1 D5 1 SSL13 SSL5 PROD5 0 1 D4 0 SSL12 SSL4 PROD4 0 1 D3 0 SSL11 SSL3 PROD3 0 1 D2 0 SSL10 SSL2 PROD2 REV2 1 D1 0 SSL9 SSL1 PROD1 REV 1 1 D0 1 SSL8 SSL0 PROD0 REV 0 1 Hex A1 xx xx xx xx FF Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Description Read the DDB (Device Descriptor Block) information of SSD1963. SSL[15:8] : Supplier ID of Solomon Systech Limited high byte, always 01h (POR = 00000001) SSL[7:0] : Supplier ID of Solomon Systech Limited low byte, always 57h (POR = 010101110) PROD[7:0] : Product ID, always 61h (POR = 01100001) REV[2:0] : Revision code, always 01h (POR = 001) Exit code, always FFh (POR = 11111111) 9.33 set_lcd_mode Command Parameters 0xB0 7 D/C 0 1 1 1 1 1 1 1 D7 1 0 0 0 HDP7 0 VDP7 0 D6 0 0 B6 0 HDP6 0 VDP6 0 D5 1 A5 B5 0 HDP5 0 VDP5 G5 D4 1 A4 0 0 HDP4 0 VDP4 G4 D3 0 A3 0 0 HDP3 0 VDP3 G3 D2 0 A2 0 HDP10 HDP2 VDP10 VDP2 G2 D1 0 A1 0 HDP9 HDP1 VDP9 VDP1 G1 D0 0 A0 0 HDP8 HDP0 VDP8 VDP0 G0 Hex B0 xx xx xx xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Description Set the LCD panel mode and resolution A[5] : TFT panel data width (POR = 0) 0 18-bit 1 24-bit A[4] : TFT color depth enhancement enable (POR = 0) 0 Disable FRC or dithering 1 Enable FRC or dithering for color depth enhancement If the panel data width was set to 24-bit, FRC and dithering feature will be disabled automatic regardless the value of this register. A[3] : TFT FRC enable (POR = 0) 0 TFT dithering enable 1 TFT FRC enable Solomon Systech May 2010 P 44/94 Rev 1.2 SSD1963 A[5] 0 0 0 1 A[4] 0 1 1 X A[3] X 0 1 X TFT FRC Disable Disable Enable Disable TFT dithering Disable Enable Disable Disable A[2] : LSHIFT polarity (POR = 0) Set the dot clock pulse polarity. 0 Data latch in falling edge 1 Data latch in rising edge A[1] : LLINE polarity (POR = 0) Set the horizontal sync pulse polarity. 0 Active low 1 Active high A[0] : LFRAME polarity (POR = 0) Set the vertical sync pulse polarity. 0 Active low 1 Active high B[6:5] : TFT type (POR = 01) 00, 01 TFT mode 10 Serial RGB mode 11 Serial RGB+dummy mode HDP [10:8] : High byte of the horizontal panel size (POR = 010) HDP [7:0] : Low byte of the horizontal panel size (POR = 01111111) Horizontal panel size = (HDP + 1) pixels VDP [10:8] : High byte of the vertical panel size (POR = 001) VDP [7:0] : Low byte of the vertical panel size (POR = 11011111) Vertical panel size = (VDP + 1) lines G[5:3] : Even line RGB sequence for serial TFT interface (POR = 000) 000 RGB 001 RBG 010 GRB 011 GBR 100 BRG 101 BGR 11x Reserved G[2:0] : Odd line RGB sequence for serial TFT interface (POR = 000) 000 RGB 001 RBG 010 GRB 011 GBR 100 BRG 101 BGR 11x Reserved SSD1963 Rev 1.2 P 45/94 May 2010 Solomon Systech 9.34 get_lcd_mode Command Parameters 0xB1 7 D/C 0 1 1 1 1 1 1 1 D7 1 0 0 0 HDP7 0 VDP7 0 D6 0 0 B6 0 HDP6 0 VDP6 0 D5 1 A5 B5 0 HDP5 0 VDP5 G5 D4 1 A4 0 0 HDP4 0 VDP4 G4 D3 0 A3 0 0 HDP3 0 VDP3 G3 D2 0 A2 0 HDP10 HDP2 VDP10 VDP2 G2 D1 0 A1 0 HDP9 HDP1 VDP9 VDP1 G1 D0 1 A0 0 HDP8 HDP0 VDP8 VDP0 G0 Hex B1 xx xx xx xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Description Get the current LCD panel mode and resolution A[5] : TFT panel data width(POR = 0) 0 18-bit 1 24-bit A[4] : TFT color depth enhancement enable(POR = 0) 0 Disable FRC or dithering 1 Enable FRC or dithering for color depth enhancement If the panel data width was set to 24-bit, FRC and dithering feature will be disabled automatic regardless the value of this register. A[3] : TFT FRC enable (POR = 0) 0 TFT dithering enable 1 TFT FRC enable A[2] : LSHIFT polarity (POR = 0) The dot clock pulse polarity. 0 Data latch in falling edge 1 Data latch in rising edge A[1] : LLINE polarity (POR = 0) The horizontal sync pulse polarity. 0 Active low 1 Active high A[0] : LFRAME polarity (POR = 0) The vertical sync pulse polarity. 0 Active low 1 Active high B[6:5] : TFT type(POR = 01) 00, 01 TFT mode 10 Serial RGB mode 11 Serial RGB+dummy mode HDP[10:8] : High byte of the horizontal panel size (POR = 010) HDP[7:0] : Low byte of the horizontal panel size (POR = 01111111) VDP[10:8] : High byte of the vertical panel size (POR = 001) Solomon Systech May 2010 P 46/94 Rev 1.2 SSD1963 VDP[7:0] : Low byte of the vertical panel size (POR = 11011111) G[5:3] : Even line RGB sequence (POR = 000) 000 RGB 001 RBG 010 GRB 011 GBR 100 BRG 101 BGR 11x Reserved G[2:0] : Odd line RGB sequence (POR = 000) 000 RGB 001 RBG 010 GRB 011 GBR 100 BRG 101 BGR 11x Reserved 9.35 set_hori_period Command Parameters 0xB4 8 D/C 0 1 1 1 1 1 1 1 1 D7 1 0 HT7 0 HPS7 0 0 LPS7 0 D6 0 0 HT 6 0 HPS6 HPW6 0 LPS6 0 D5 1 0 HT 5 0 HPS5 HPW5 0 LPS5 0 D4 1 0 HT 4 0 HPS4 HPW4 0 LPS4 0 D3 0 0 HT 3 0 HPS3 HPW3 0 LPS3 0 D2 1 HT10 HT 2 HPS10 HPS2 HPW2 LPS10 LPS2 0 D1 0 HT 9 HT 1 HPS9 HPS1 HPW1 LPS9 LPS1 LPSPP1 D0 0 HT 8 HT 0 HPS8 HPS0 HPW0 LPS8 LPS0 LPSPP0 Hex B4 xx xx xx xx xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Parameter 8 Description Set front porch and back porch HT[10:8] : HT[7:0] : High byte of horizontal total period (display + non-display) in pixel clock (POR = 010) Low byte of the horizontal total period (display + non-display) in pixel clock (POR = 10101111) Horizontal total period = (HT + 1) pixels High byte of the non-display period between the start of the horizontal sync (LLINE) signal and the first display data. (POR = 000) Low byte of the non-display period between the start of the horizontal sync (LLINE) signal and the first display data. (POR = 00100000) For TFT : Horizontal Sync Pulse Start Position = HPS pixels For Serial TFT : Horizontal Sync Pulse Start Position = HPS pixels + LPSPP subpixels HPS[10:8] : HPS[7:0] : HPW[6:0] : Set the horizontal sync pulse width (LLINE) in pixel clock. (POR = 0000111) Horizontal Sync Pulse Width = (HPW + 1) pixels SSD1963 Rev 1.2 P 47/94 May 2010 Solomon Systech LPS[10:8] : LPS[7:0] : Set the horizontal sync pulse (LLINE) start location in pixel clock. (POR = 000) Set the horizontal sync pulse width (LLINE) in start. (POR = 00000000) Horizontal Display Period Start Position = LPS pixels LPSPP[1:0] : Set the horizontal sync pulse subpixel start position for serial TFT interface (POR = 00) Timing refer to Figure 13-5. 9.36 get_hori_period Command Parameters 0xB5 8 D/C 0 1 1 1 1 1 1 1 1 D7 1 0 HT7 0 HPS7 0 0 LPS7 0 D6 0 0 HT 6 0 HPS6 HPW6 0 LPS6 0 D5 1 0 HT 5 0 HPS5 HPW5 0 LPS5 0 D4 1 0 HT 4 0 HPS4 HPW4 0 LPS4 0 D3 0 0 HT 3 0 HPS3 HPW3 0 LPS3 0 D2 1 HT10 HT 2 HPS10 HPS2 HPW2 LPS10 LPS2 0 D1 0 HT 9 HT 1 HPS9 HPS1 HPW1 LPS9 LPS1 LPSPP1 D0 1 HT 8 HT 0 HPS8 HPS0 HPW0 LPS8 LPS0 LPSPP0 Hex B5 xx xx xx xx xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Parameter 8 Description Get current front porch and back porch settings HT[10:8] : HT[7:0] : HPS[10:8] : HPS[7:0] : High byte of the horizontal total period (display + non-display) in pixel clock (POR = 010) Low byte of the horizontal total period (display + non-display) in pixel clock (POR = 10101111) High byte of the non-display period between the start of the horizontal sync (LLINE) signal and the first display data. (POR = 000) Low byte of the non-display period between the start of the horizontal sync (LLINE) signal and the first display data. (POR = 00100000) The horizontal sync pulse width (LLINE) in pixel clock. (POR = 0000111) High byte of the horizontal sync pulse (LLINE) start location in pixel clock. (POR = 000) Low byte of the horizontal sync pulse width (LLINE) in start. (POR = 00000000) HPW[6:0] : LPS[10:8] : LPS[7:0] : LPSPP[1:0] : The horizontal sync pulse subpixel start position (POR = 00) Solomon Systech May 2010 P 48/94 Rev 1.2 SSD1963 9.37 set_vert_period Command Parameters 0xB6 7 D/C 0 1 1 1 1 1 1 1 D7 1 0 VT7 0 VPS7 0 0 FPS7 D6 0 0 VT 6 0 VPS6 VPW6 0 FPS6 D5 1 0 VT 5 0 VPS5 VPW5 0 FPS5 D4 1 0 VT 4 0 VPS4 VPW4 0 FPS4 D3 0 0 VT 3 0 VPS3 VPW3 0 FPS3 D2 1 VT10 VT 2 VPS10 VPS2 VPW2 FPS10 FPS2 D1 1 VT 9 VT 1 VPS9 VPS1 VPW1 FPS9 FPS1 D0 0 VT 8 VT 0 VPS8 VPS0 VPW0 FPS8 FPS0 Hex B6 xx xx xx xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Description Set the vertical blanking interval between last scan line and next LFRAME pulse VT[10:8] : VT[7:0] : High byte of the vertical total (display + non-display) period in lines (POR = 001) Low byte of the vertical total (display + non-display) period in lines (POR = 11101111) Vertical Total = (VT + 1) lines High byte the non-display period in lines between the start of the frame and the first display data in line. (POR = 000) The non-display period in lines between the start of the frame and the first display data in line. (POR = 00000100) Vertical Sync Pulse Start Position = VPS lines Set the vertical sync pulse width (LFRAME) in lines. (POR = 000001) Vertical Sync Pulse Width = (VPW + 1) lines High byte of the vertical sync pulse (LFRAME) start location in lines. (POR = 000) Low byte of the vertical sync pulse (LFRAME) start location in lines. (POR = 00000000) Vertical Display Period Start Position = FPS lines VPS[10:8] : VPS[7:0] : VPW[6:0] : FPS[10:8] : FPS[7:0] : Timing refer to Figure 13-5. 9.38 get_vert_period Command Parameters 0xB7 7 D/C 0 1 1 1 1 1 1 1 D7 1 0 VT7 0 VPS7 0 0 FPS7 D6 0 0 VT 6 0 VPS6 VPW6 0 FPS6 D5 1 0 VT 5 0 VPS5 VPW5 0 FPS5 D4 1 0 VT 4 0 VPS4 VPW4 0 FPS4 D3 0 0 VT 3 0 VPS3 VPW3 0 FPS3 D2 1 VT10 VT 2 VPS10 VPS2 VPW2 FPS10 FPS2 D1 1 VT 9 VT 1 VPS9 VPS1 VPW1 FPS9 FPS1 D0 1 VT 8 VT 0 VPS8 VPS0 VPW0 FPS8 FPS0 Hex B7 xx xx xx xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Description Get the vertical blanking interval between last scan line and next LFRAME pulse SSD1963 Rev 1.2 P 49/94 May 2010 Solomon Systech VT[10:8] : VT[7:0] : High byte of the vertical total (display + non-display) period in lines (POR = 001) Low byte of the vertical total (display + non-display) period in lines (POR = 01111111) VPS[10:8] : High byte of the non-display period in lines between the start of the frame and the first display data in line. (POR = 000) VPS[7:0] : Low byte of the non-display period in lines between the start of the frame and the first display data in line. (POR = 00000100) VPW[6:0] : The vertical sync pulse width (LFRAME) in lines. (POR = 000001) FPS[10:8] : High byte of the vertical sync pulse (LFRAME) start location in lines. (POR = 000) FPS[7:0] : Low byte of the vertical sync pulse (LFRAME) start location in lines. (POR = 00000000) 9.39 set_gpio_conf Command Parameters 0xB8 2 D/C 0 1 1 D7 1 A7 0 D6 0 A6 0 D5 1 A5 0 D4 1 A4 0 D3 1 A3 0 D2 0 A2 0 D1 0 A1 0 D0 0 A0 B0 Hex B8 xx xx Command Parameter 1 Parameter 2 Description Set the GPIOs configuration. If the GPIOs are not used for LCD, set the direction. Otherwise, they are toggled with LCD signals by 0xC0 – 0xCF. A[7] : GPIO3 configuration (POR = 0) 0 GPIO3 is controlled by host 1 GPIO3 is controlled by LCDC A[6] : GPIO2 configuration (POR = 0) 0 GPIO2 is controlled by host 1 GPIO2 is controlled by LCDC A[5] : GPIO1 configuration (POR = 0) 0 GPIO1 is controlled by host 1 GPIO1 is controlled by LCDC A[4] : GPIO0 configuration (POR = 0) 0 GPIO0 is controlled by host 1 GPIO0 is controlled by LCDC A[3] : GPIO3 direction (POR = 0) 0 GPIO3 is input 1 GPIO3 is output A[2] : GPIO3 direction (POR = 0) 0 GPIO2 is input 1 GPIO2 is output A[1] : GPIO1 direction (POR = 0) 0 GPIO1 is input 1 GPIO1 is output A[0] : GPIO0 direction (POR = 0) 0 GPIO0 is input 1 GPIO0 is output Solomon Systech May 2010 P 50/94 Rev 1.2 SSD1963 B[0] : GPIO0 direction (POR = 0) 0 GPIO0 is used to control the panel power with enter_sleep_mode (0x10) or exit_sleep_mode (0x11). 1 GPIO0 is used as normal GPIO 9.40 get_gpio_conf Command Parameters 0xB9 2 D/C 0 1 1 D7 1 A7 0 D6 0 A6 0 D5 1 A5 0 D4 1 A4 0 D3 1 A3 0 D2 0 A2 0 D1 0 A1 0 D0 1 A0 B0 Hex B9 xx xx Command Parameter 1 Parameter 2 Description Get the current GPIOs configuration A[7] : GPIO3 configuration (POR = 0) 0 GPIO3 is controlled by host 1 GPIO3 is controlled by LCDC A[6] : GPIO2 configuration (POR = 0) 0 GPIO2 is controlled by host 1 GPIO2 is controlled by LCDC A[5] : GPIO1 configuration (POR = 0) 0 GPIO1 is controlled by host 1 GPIO1 is controlled by LCDC A[4] : GPIO0 configuration (POR = 0) 0 GPIO0 is controlled by host 1 GPIO0 is controlled by LCDC A[3] : GPIO3 direction (POR = 0) 0 GPIO3 is input 1 GPIO3 is output A[2] : GPIO3 direction (POR = 0) 0 GPIO2 is input 1 GPIO2 is output A[1] : GPIO1 direction (POR = 0) 0 GPIO1 is input 1 GPIO1 is output A[0] : GPIO0 direction (POR = 0) 0 GPIO0 is input 1 GPIO0 is output B[0] : GPIO0 direction (POR = 0) 0 GPIO0 is used to control the panel power with enter_sleep_mode (0x10) or exit_sleep_mode (0x11) 1 GPIO0 is used as normal GPIO SSD1963 Rev 1.2 P 51/94 May 2010 Solomon Systech 9.41 set_gpio_value Command Parameters 0xBA 1 D/C 0 1 D7 1 0 D6 0 0 D5 1 0 D4 1 0 D3 1 A3 D2 0 A2 D1 1 A1 D0 0 A0 Hex BA xx Command Parameter 1 Description Set GPIO value for GPIO configured as output A[3] : GPIO3 value (POR = 0) 0 GPIO3 outputs 0 1 GPIO3 outputs 1 A[2] : GPIO2 value (POR = 0) 0 GPIO2 outputs 0 1 GPIO2 outputs 1 A[1] : GPIO1 value (POR = 0) 0 GPIO1 outputs 0 1 GPIO1 outputs 1 A[0] : GPIO0 value (POR = 0) 0 GPIO0 outputs 0 1 GPIO0 outputs 1 9.42 get_gpio_status Command Parameters 0xBB 1 D/C 0 1 D7 1 0 D6 0 0 D5 1 0 D4 1 0 D3 1 A3 D2 0 A2 D1 1 A1 D0 1 A0 Hex BB xx Command Parameter 1 Description Read current GPIO status. If the individual GPIO was configured as input, the value is the status of the corresponding pin. Otherwise, it is the programmed value. A[3] : GPIO3 value (POR : depends on pad value) 0 GPIO3 is pulled low 1 GPIO3 is pulled high A[2] : GPIO2 value (POR : depends on pad value) 0 GPIO2 is pulled low 1 GPIO2 is pulled high A[1] : GPIO1 value (POR : depends on pad value) 0 GPIO1 is pulled low 1 GPIO1 is pulled high A[0] : GPIO0 value (POR : depends on pad value) 0 GPIO0 is pulled low 1 GPIO0 is pulled high Solomon Systech May 2010 P 52/94 Rev 1.2 SSD1963 9.43 set_post_proc Command Parameters 0xBC 4 D/C 0 1 1 1 1 D7 1 A7 B7 C7 0 D6 0 A6 B6 C6 0 D5 1 A5 B5 C5 0 D4 1 A4 B4 C4 0 D3 1 A3 B3 C3 0 D2 1 A2 B2 C2 0 D1 0 A1 B1 C1 0 D0 0 A0 B0 C0 D0 Hex BC xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Description Set the image post processor A[7:0] : Set the contrast value (POR = 01000000) B[7:0] : Set the brightness value (POR = 10000000) C[7:0] : Set the saturation value (POR = 01000000) D[0] : Post Processor Enable (POR = 0) 0 Disable the postprocessor 1 Enable the postprocessor 9.44 get_post_proc Command Parameters 0xBD 4 D/C 0 1 1 1 1 D7 1 A7 B7 C7 0 D6 0 A6 B6 C6 0 D5 1 A5 B5 C5 0 D4 1 A4 B4 C4 0 D3 1 A3 B3 C3 0 D2 1 A2 B2 C2 0 D1 0 A1 B1 C1 0 D0 1 A0 B0 C0 D0 Hex BD xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Description Get the image post processor A[7:0] : Get the contrast value (POR = 01000000) B[7:0] : Get the brightness value (POR = 10000000) C[7:0] : Get the saturation value (POR = 01000000) D[0] : Post Processor Enable (POR = 0) 0 Disable the postprocessor 1 Enable the postprocessor SSD1963 Rev 1.2 P 53/94 May 2010 Solomon Systech 9.45 set_pwm_conf Command Parameters 0xBE 6 D/C 0 1 1 1 1 1 1 D7 D6 D5 D4 D3 D2 D1 D0 1 0 1 1 1 1 1 0 PWMF7 PWMF6 PWMF5 PWMF4 PWMF3 PWMF2 PWMF1 PWMF0 PWM7 PWM6 PWM5 PWM4 PWM3 PWM2 PWM1 PWM0 0 0 0 0 C3 0 0 C0 D7 D6 D5 D4 D3 D2 D1 D0 E7 E6 E5 E4 E3 E2 E1 E0 0 0 0 0 F3 F2 F1 F0 Hex BE xx xx xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Description Set the PWM configuration PWMF[7:0] : Set the PWM frequency in system clock (POR = 00000000) PWM signal frequency = PLL clock / (256 * PWMF[7:0]) / 256 PWM[7:0] : Set the PWM duty cycle (POR = 00000000) PWM duty cycle = PWM[7:0] / 256 for DBC disable (0xD0] A0 = 0 If DBC enable (0xD0] A0 = 1, these parameter will be ignored Note : PWM always 0 if PWM[7:0] = 00h Figure 9-19: PWM signal Period = 1/ PWM Freq PWM PWM[7:0]/256 * Period C[3] : PWM configuration (POR = 0) 0 PWM controlled by host 1 PWM controlled by DBC C[0] : PWM enable (POR = 0) 0 PWM disable 1 PWM enable D[7:0] : DBC manual brightness (POR = 00000000) Set the manual brightness level. When Manual Brightness Mode (0xD0) A[6] is enabled, the final DBC duty cycle output will be multiplied by this value / 255. PWM duty cycle = DBC output * D[7:0] / 255 00 Dimmest FF brightest E[7:0] : DBC minimum brightness (POR = 00000000) Set the minimum brightness level. WhenManual Brightness Mode (0xD0) A[6] is enabled, DBC duty cycle output will be limited by this value. This will prevent from backlight being too dark or off. 00 Dimmest FF Brightest Solomon Systech May 2010 P 54/94 Rev 1.2 SSD1963 F[3:0] : Brightness prescaler (POR = 0000) Set the brightness prescaler to control how gradually the manual brightness is changed between different levels. There is a filter will undergo a number of iterations before the manual brightness saturated. This parameter is valid when Transition Effect enable (0xD0) A5 = 1 The iteration ration = system frequency / Divcode / 32768 F[3:0] Divcode 0000 off 0001 1 0010 2 0011 3 0100 4 0101 6 0110 8 0111 12 1000 16 1001 24 1010 32 1011 48 1100 64 1101 96 1110 128 1111 192 9.46 get_pwm_conf Command Parameters 0xBF 7 D/C 0 1 1 1 1 1 1 1 D7 1 PWMF7 PWM7 0 D7 E7 0 G7 D6 0 PWMF6 PWM6 0 D6 E6 0 G6 D5 1 PWMF5 PWM5 0 D5 E5 0 G5 D4 1 PWMF4 PWM4 0 D4 E4 0 G4 D3 1 PWMF3 PWM3 C3 D3 E3 F3 G3 D2 1 PWMF2 PWM2 0 D2 E2 F2 G2 D1 1 PWMF1 PWM1 0 D1 E1 F1 G1 D0 1 PWMF0 PWM0 C0 D0 E0 F0 G0 Hex BF xx xx xx xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Description Get the PWM configuration PWMF[7:0] : Get the PWM frequency in system clock (POR = 00000000) PWM[7:0] : Get the PWM duty cycle (POR = 00000000) C[3] : PWM configuration (POR = 0) 0 PWM controlled by host 1 PWM controlled by DBC C[0] : PWM enable (POR = 0) 0 PWM disable 1 PWM enable D[7:0] : DBC manual brightness (POR = 00000000) Get the brightness level 00 Dimmest FF brightest SSD1963 Rev 1.2 P 55/94 May 2010 Solomon Systech E[7:0] : DBC minimum brightness (POR = 00000000) Get the minimum brightness level. 00 Dimmest FF Brightest F[3:0] : Brightness prescaler (POR = 0000) Get the brightness prescaler G[7:0] : Dynamic backlight duty cycle : Get the current PWM duty cycle controlled by PWM (POR = 00000000) Solomon Systech May 2010 P 56/94 Rev 1.2 SSD1963 9.47 set_lcd_gen0 Command Parameters 0xC0 7 D/C 0 1 1 1 1 1 1 1 D7 1 A7 0 GF07 0 GR07 F7 GP07 D6 1 0 0 GF06 0 GR06 F6 GP06 D5 0 0 0 GF05 0 GR05 F5 GP05 D4 0 0 0 GF04 0 GR04 F4 GP04 D3 0 0 0 GF03 0 GR03 F3 GP03 D2 0 0 GF010 GF02 GR010 GR02 GP010 GP02 D1 0 0 GF09 GF01 GR09 GR01 GP09 GP01 D0 0 0 GF08 GF00 GR08 GR00 GP08 GP00 Hex C0 xx xx xx xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Description Set the rise, fall, period and toggling properties of LCD signal generator 0 A[7] : Reset LCD generator 0 at every frame start 0 The generator 0 will not reset in the starting point of a frame 1 The generator 0 will reset in the starting point of a frame GF0[10:8] : The highest 3 bits of the generator 0 falling position (POR = 000) GF0[7:0] : The lower byte of the generator 0 falling position (POR = 00000001) GR0[10:8] : The highest 3 bits of the generator 0 rising position (POR = 000) GR0[7:0] : The lower byte of the generator 0 rising position (POR = 00000000) F[7] : Force the generator 0 output to 0 in non-display period 0 generator 0 is normal 1 generator 0 output is forced to 0 in non-display period F[6:5] : Force the generator 0 output to 0 in odd or even lines 00 generator 0 is normal in both odd and even lines 01 generator 0 output is force to 0 in odd lines 10 generator 0 output is force to 0 in even lines 11 generator 0 is normal in both odd and even line F[4:3] : Generator 0 toggle mode 00 Disable 01 Toggle by pixel clock (LSHIFT) 10 Toggle by Line (LLINE) 11 Toggle by Frame (LFRAME) GP0[10:8] : The highest 3 bits of the generator 0 period (POR = 100) GP0[7:0] : The lower byte of the generator 0 period (POR = 00000000) SSD1963 Rev 1.2 P 57/94 May 2010 Solomon Systech 9.48 get_lcd_gen0 Command Parameters 0xC1 7 D/C 0 1 1 1 1 1 1 1 D7 1 A7 0 GF07 0 GR07 F7 GP07 D6 1 0 0 GF06 0 GR06 F6 GP06 D5 0 0 0 GF05 0 GR05 F5 GP05 D4 0 0 0 GF04 0 GR04 F4 GP04 D3 0 0 0 GF03 0 GR03 F3 GP03 D2 0 0 GF010 GF02 GR010 GR02 GP010 GP02 D1 0 0 GF09 GF01 GR09 GR01 GP09 GP01 D0 1 0 GF08 GF00 GR08 GR00 GP08 GP00 Hex C1 xx xx xx xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Description Get the rise, fall, period and toggling properties of LCD signal generator 0 A[7] : Reset LCD generator 0 at every frame start 0 The generator 0 will not reset in the starting point of a frame 1 The generator 0 will reset in the starting point of a frame GF0[10:8] : The highest 3 bits of the generator 0 falling position (POR = 000) GF0[7:0] : The lower byte of the generator 0 falling position (POR = 00000001) GR0[10:8] : The highest 3 bits of the generator 0 rising position (POR = 000) GR0[7:0] : The lower byte of the generator 0 rising position (POR = 00000000) F[7] : Force the generator 0 output to 0 in non-display period 0 generator 0 is normal 1 generator 0 output is forced to 0 in non-display period F[6:5] : Force the generator 0 output to 0 in odd or even lines 00 generator 0 is normal in both odd and even lines 01 generator 0 output is force to 0 in odd lines 10 generator 0 output is force to 0 in even lines 11 generator 0 is normal in both odd and even line F[4:3] : Generator 0 toggle mode 00 Disable 01 Toggle by pixel clock (LSHIFT) 10 Toggle by Line (LLINE) 11 Toggle by Frame (LFRAME) GP0[10:8] : The highest 3 bits of the generator 0 period (POR = 100) GP0[7:0] : The lower byte of the generator 0 period (POR = 00000000) Solomon Systech May 2010 P 58/94 Rev 1.2 SSD1963 9.49 set_lcd_gen1 Command Parameters 0xC2 7 D/C 0 1 1 1 1 1 1 1 D7 1 A7 0 GF17 0 GR17 F7 GP17 D6 1 0 0 GF16 0 GR16 F6 GP16 D5 0 0 0 GF15 0 GR15 F5 GP15 D4 0 0 0 GF14 0 GR14 F4 GP14 D3 0 0 0 GF13 0 GR13 F3 GP13 D2 0 0 GF110 GF12 GR110 GR12 GP110 GP12 D1 1 0 GF19 GF11 GR19 GR11 GP19 GP11 D0 0 0 GF18 GF10 GR18 GR10 GP18 GP10 Hex C2 xx xx xx xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Description Set the rise, fall, period and toggling properties of LCD signal generator 1 A[7] : Reset LCD generator 1 at every frame start 0 The generator 1 will not reset in the starting point of a frame 1 The generator 1 will reset in the starting point of a frame GF1[10:8] : The highest 3 bits of the generator 1 falling position (POR = 000) GF1[7:0] : The lower byte of the generator 1 falling position (POR = 00000001) GR1[10:8] : The highest 3 bits of the generator 1 rising position (POR = 000) GR1[7:0] : The lower byte of the generator 1 rising position (POR = 00000000) F[7] : Force the generator 1 output to 0 in non-display period 0 generator 1 is normal 1 generator 1 output is forced to 0 in non-display period F[6:5] : Force the generator 1 output to 0 in odd or even lines 00 generator 1 is normal in both odd and even lines 01 generator 1 output is force to 0 in odd lines 10 generator 1 output is force to 0 in even lines 11 generator 1 is normal in both odd and even line F[4:3] : Generator 1 toggle mode 00 Disable 01 Toggle by pixel clock (LSHIFT) 10 Toggle by Line (LLINE) 11 Toggle by Frame (LFRAME) GP1[10:8] : The highest 3 bits of the generator 1 period (POR = 100) GP1[7:0] : The lower byte of the generator 1 period (POR = 00000000) SSD1963 Rev 1.2 P 59/94 May 2010 Solomon Systech 9.50 get_lcd_gen1 Command Parameters 0xC3 7 D/C 0 1 1 1 1 1 1 1 D7 1 A7 0 GF17 0 GR17 F7 GP17 D6 1 0 0 GF16 0 GR16 F6 GP16 D5 0 0 0 GF15 0 GR15 F5 GP15 D4 0 0 0 GF14 0 GR14 F4 GP14 D3 0 0 0 GF13 0 GR13 F3 GP13 D2 0 0 GF110 GF12 GR110 GR12 GP110 GP12 D1 1 0 GF19 GF11 GR19 GR11 GP19 GP11 D0 1 0 GF18 GF10 GR18 GR10 GP18 GP10 Hex C3 xx xx xx xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Description Get the rise, fall, period and toggling properties of LCD signal generator 1 A[7] : Reset LCD generator 1 at every frame start 0 The generator 1 will not reset in the starting point of a frame 1 The generator 1 will reset in the starting point of a frame GF1[10:8] : The highest 3 bits of the generator 1 falling position (POR = 000) GF1[7:0] : The lower byte of the generator 1 falling position (POR = 00000001) GR1[10:8] : The highest 3 bits of the generator 1 rising position (POR = 000) GR1[7:0] : The lower byte of the generator 1 rising position (POR = 00000000) F[7] : Force the generator 1 output to 0 in non-display period 0 generator 1 is normal 1 generator 1 output is forced to 0 in non-display period F[6:5] : Force the generator 1 output to 0 in odd or even lines 00 generator 1 is normal in both odd and even lines 01 generator 1 output is force to 0 in odd lines 10 generator 1 output is force to 0 in even lines 11 generator 1 is normal in both odd and even line F[4:3] : Generator 1 toggle mode 00 Disable 01 Toggle by pixel clock (LSHIFT) 10 Toggle by Line (LLINE) 11 Toggle by Frame (LFRAME) GP1[10:8] : The highest 3 bits of the generator 1 period (POR = 100) GP1[7:0] : The lower byte of the generator 1 period (POR = 00000000) Solomon Systech May 2010 P 60/94 Rev 1.2 SSD1963 9.51 set_lcd_gen2 Command Parameters 0xC4 7 D/C 0 1 1 1 1 1 1 1 D7 1 A7 0 GF27 0 GR27 F7 GP27 D6 1 0 0 GF26 0 GR26 F6 GP26 D5 0 0 0 GF25 0 GR25 F5 GP25 D4 0 0 0 GF24 0 GR24 F4 GP24 D3 0 0 0 GF23 0 GR23 F3 GP23 D2 1 0 GF210 GF22 GR210 GR22 GP210 GP22 D1 0 0 GF29 GF21 GR29 GR21 GP29 GP21 D0 0 0 GF28 GF20 GR28 GR20 GP28 GP20 Hex C4 xx xx xx xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Description Set the rise, fall, period and toggling properties of LCD signal generator 2 A[7] : Reset LCD generator 2 at every frame start 0 The generator 2 will not reset in the starting point of a frame 1 The generator 2 will reset in the starting point of a frame GF2[10:8] : The highest 3 bits of the generator 2 falling position (POR = 000) GF2[7:0] : The lower byte of the generator 2 falling position (POR = 00000001) GR2[10:8] : The highest 3 bits of the generator 2 rising position (POR = 000) GR2[7:0] : The lower byte of the generator 2 rising position (POR = 00000000) F[7] : Force the generator 2 output to 0 in non-display period 0 generator 2 is normal 1 generator 2 output is forced to 0 in non-display period F[6:5] : Force the generator 2 output to 0 in odd or even lines 00 generator 2 is normal in both odd and even lines 01 generator 2 output is force to 0 in odd lines 10 generator 2 output is force to 0 in even lines 11 generator 2 is normal in both odd and even line F[4:3] : Generator 2 toggle mode 00 Disable 01 Toggle by pixel clock (LSHIFT) 10 Toggle by Line (LLINE) 11 Toggle by Frame (LFRAME) GP2[10:8] : The highest 3 bits of the generator 2 period (POR = 100) GP2[7:0] : The lower byte of the generator 2 period (POR = 00000000) SSD1963 Rev 1.2 P 61/94 May 2010 Solomon Systech 9.52 get_lcd_gen2 Command Parameters 0xC5 7 D/C 0 1 1 1 1 1 1 1 D7 1 A7 0 GF27 0 GR27 F7 GP27 D6 1 0 0 GF26 0 GR26 F6 GP26 D5 0 0 0 GF25 0 GR25 F5 GP25 D4 0 0 0 GF24 0 GR24 F4 GP24 D3 0 0 0 GF23 0 GR23 F3 GP23 D2 1 0 GF210 GF22 GR210 GR22 GP210 GP22 D1 0 0 GF29 GF21 GR29 GR21 GP29 GP21 D0 1 0 GF28 GF20 GR28 GR20 GP28 GP20 Hex C5 xx xx xx xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Description Get the rise, fall, period and toggling properties of LCD signal generator 2 A[7] : Reset LCD generator 2 at every frame start 0 The generator 2 will not reset in the starting point of a frame 1 The generator 2 will reset in the starting point of a frame GF2[10:8] : The highest 3 bits of the generator 2 falling position (POR = 000) GF2[7:0] : The lower byte of the generator 2 falling position (POR = 00000001) GR2[10:8] : The highest 3 bits of the generator 2 rising position (POR = 000) GR2[7:0] : The lower byte of the generator 2 rising position (POR = 00000000) F[7] : Force the generator 2 output to 0 in non-display period 0 generator 2 is normal 1 generator 2 output is forced to 0 in non-display period F[6:5] : Force the generator 2 output to 0 in odd or even lines 00 generator 2 is normal in both odd and even lines 01 generator 2 output is force to 0 in odd lines 10 generator 2 output is force to 0 in even lines 11 generator 2 is normal in both odd and even line F[4:3] : Generator 2 toggle mode 00 Disable 01 Toggle by pixel clock (LSHIFT) 10 Toggle by Line (LLINE) 11 Toggle by Frame (LFRAME) GP2[10:8] : The highest 3 bits of the generator 2 period (POR = 100) GP2[7:0] : The lower byte of the generator 2 period (POR = 00000000) Solomon Systech May 2010 P 62/94 Rev 1.2 SSD1963 9.53 set_lcd_gen3 Command Parameters 0xC6 7 D/C 0 1 1 1 1 1 1 1 D7 1 A7 0 GF37 0 GR37 F7 GP37 D6 1 0 0 GF36 0 GR36 F6 GP36 D5 0 0 0 GF35 0 GR35 F5 GP35 D4 0 0 0 GF34 0 GR34 F4 GP34 D3 0 0 0 GF33 0 GR33 F3 GP33 D2 1 0 GF310 GF32 GR310 GR32 GP310 GP32 D1 1 0 GF39 GF31 GR39 GR31 GP39 GP31 D0 0 0 GF38 GF30 GR38 GR30 GP38 GP30 Hex C6 xx xx xx xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Description Set the rise, fall, period and toggling properties of LCD signal generator 3 A[7] : Reset LCD generator 3 at every frame start 0 The generator 3 will not reset in the starting point of a frame 1 The generator 3 will reset in the starting point of a frame GF3[10:8] : The highest 3 bits of the generator 3 falling position (POR = 000) GF3[7:0] : The lower byte of the generator 3 falling position (POR = 00000001) GR3[10:8] : The highest 3 bits of the generator 3 rising position (POR = 000) GR3[7:0] : The lower byte of the generator 3 rising position (POR = 00000000) F[7] : Force the generator 3 output to 0 in non-display period 0 generator 3 is normal 1 generator 3 output is forced to 0 in non-display period F[6:5] : Force the generator 3 output to 0 in odd or even lines 00 generator 3 is normal in both odd and even lines 01 generator 3 output is force to 0 in odd lines 10 generator 3 output is force to 0 in even lines 11 generator 3 is normal in both odd and even line F[4:3] : Generator 3 toggle mode 00 Disable 01 Toggle by pixel clock (LSHIFT) 10 Toggle by Line (LLINE) 11 Toggle by Frame (LFRAME) GP3[10:8] : The highest 3 bits of the generator 3 period (POR = 100) GP3[7:0] : The lower byte of the generator 3 period (POR = 00000000) SSD1963 Rev 1.2 P 63/94 May 2010 Solomon Systech 9.54 get_lcd_gen3 Command Parameters 0xC7 7 D/C 0 1 1 1 1 1 1 1 D7 1 A7 0 GF37 0 GR37 F7 GP37 D6 1 0 0 GF36 0 GR36 F6 GP36 D5 0 0 0 GF35 0 GR35 F5 GP35 D4 0 0 0 GF34 0 GR34 F4 GP34 D3 0 0 0 GF33 0 GR33 F3 GP33 D2 1 0 GF310 GF32 GR310 GR32 GP310 GP32 D1 1 0 GF39 GF31 GR39 GR31 GP39 GP31 D0 1 0 GF38 GF30 GR38 GR30 GP38 GP30 Hex C7 xx xx xx xx xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Description Get the rise, fall, period and toggling properties of LCD signal generator 3 A[7] : Reset LCD generator 3 at every frame start 0 The generator 3 will not reset in the starting point of a frame 1 The generator 3 will reset in the starting point of a frame GF3[10:8] : The highest 3 bits of the generator 3 falling position (POR = 000) GF3[7:0] : The lower byte of the generator 3 falling position (POR = 00000001) GR3[10:8] : The highest 3 bits of the generator 3 rising position (POR = 000) GR3[7:0] : The lower byte of the generator 3 rising position (POR = 00000000) F[7] : Force the generator 3 output to 0 in non-display period 0 generator 3 is normal 1 generator 3 output is forced to 0 in non-display period F[6:5] : Force the generator 3 output to 0 in odd or even lines 00 generator 3 is normal in both odd and even lines 01 generator 3 output is force to 0 in odd lines 10 generator 3 output is force to 0 in even lines 11 generator 3 is normal in both odd and even line F[4:3] : Generator 3 toggle mode 00 Disable 01 Toggle by pixel clock (LSHIFT) 10 Toggle by Line (LLINE) 11 Toggle by Frame (LFRAME) GP3[10:8] : The highest 3 bits of the generator 3 period (POR = 100) GP3[7:0] : The lower byte of the generator 3 period (POR = 00000000) Solomon Systech May 2010 P 64/94 Rev 1.2 SSD1963 9.55 set_gpio0_rop Command Parameters 0xC8 2 D/C 0 1 1 D7 1 0 B7 D6 1 A6 B6 D5 0 A5 B5 D4 0 0 B4 D3 1 A3 B3 D2 0 A2 B2 D1 0 A1 B1 D0 0 A0 B0 Hex C8 xx xx Command Parameter 1 Parameter 2 Description Set the GPIO0 with respect to the LCD signal generators using ROP operation. No effect if the GPIO0 is configured as general GPIO. A[6:5] : Source 1 for GPIO0 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[3:2] : Source 2 for GPIO0 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[1:0] : Source 3 for GPIO0 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 B[7:0] : ROP operation to mux the source 1, 2 and 3 for GPIO0 (POR = 00000000) Please refer to the Application note for the ROP operation 9.56 get_gpio0_rop Command Parameters 0xC9 2 D/C 0 1 1 D7 1 0 B7 D6 1 A6 B6 D5 0 A5 B5 D4 0 0 B4 D3 1 A3 B3 D2 0 A2 B2 D1 0 A1 B1 D0 1 A0 B0 Hex C9 xx xx Command Parameter 1 Parameter 2 Description Get the GPIO0 properties with respect to the LCD signal generators. A[6:5] : Source 1 for GPIO0 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 SSD1963 Rev 1.2 P 65/94 May 2010 Solomon Systech A[3:2] : Source 2 for GPIO0 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[1:0] : Source 3 for GPIO0 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 B[7:0] : ROP operation to mux the source 1, 2 and 3 for GPIO0 (POR = 00000000) Please refer to the Application note for ROP operation 9.57 set_gpio1_rop Command Parameters 0xCA 2 D/C 0 1 1 D7 1 0 B7 D6 1 A6 B6 D5 0 A5 B5 D4 0 0 B4 D3 1 A3 B3 D2 0 A2 B2 D1 1 A1 B1 D0 0 A0 B0 Hex CA xx xx Command Parameter 1 Parameter 2 Description Set the GPIO1 with respect to the LCD signal generators using ROP operation. No effect if the GPIO1 is configured as general GPIO. A[6:5] : Source 1 for GPIO1 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[3:2] : Source 2 for GPIO1 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[1:0] : Source 3 for GPIO1 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 B[7:0] : ROP operation to mux the source 1, 2 and 3 for GPIO1 (POR = 00000000) Please refer to the Application note for the ROP operation Solomon Systech May 2010 P 66/94 Rev 1.2 SSD1963 9.58 get_gpio1_rop Command Parameters 0xCB 2 D/C 0 1 1 D7 1 0 B7 D6 1 A6 B6 D5 0 A5 B5 D4 0 0 B4 D3 1 A3 B3 D2 0 A2 B2 D1 1 A1 B1 D0 1 A0 B0 Hex CB xx xx Command Parameter 1 Parameter 2 Description Get the GPIO1 properties with respect to the LCD signal generators. A[6:5] : Source 1 for GPIO1 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[3:2] : Source 2 for GPIO1 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[1:0] : Source 3 for GPIO1 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 B[7:0] : ROP operation to mux the source 1, 2 and 3 for GPIO1 (POR = 00000000) Please refer to the Application note for the ROP operation 9.59 set_gpio2_rop Command Parameters 0xCC 2 D/C 0 1 1 D7 1 0 B7 D6 1 A6 B6 D5 0 A5 B5 D4 0 0 B4 D3 1 A3 B3 D2 1 A2 B2 D1 0 A1 B1 D0 0 A0 B0 Hex CC xx xx Command Parameter 1 Parameter 2 Description Set the GPIO2 with respect to the LCD signal generators using ROP operation. No effect if the GPIO2 is configured as general GPIO. A[6:5] : Source 1 for GPIO2 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 SSD1963 Rev 1.2 P 67/94 May 2010 Solomon Systech A[3:2] : Source 2 for GPIO2 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[1:0] : Source 3 for GPIO2 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 B[7:0] : ROP operation to mux the source 1, 2 and 3 for GPIO2 (POR = 00000000) Please refer to the Application note for the ROP operation 9.60 get_gpio2_rop Command Parameters 0xCD 2 D/C 0 1 1 D7 1 0 B7 D6 1 A6 B6 D5 0 A5 B5 D4 0 0 B4 D3 1 A3 B3 D2 1 A2 B2 D1 0 A1 B1 D0 1 A0 B0 Hex CD xx xx Command Parameter 1 Parameter 2 Description Get the GPIO2 properties with respect to the LCD signal generators. A[6:5] : Source 1 for GPIO2 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[3:2] : Source 2 for GPIO2 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[1:0] : Source 3 for GPIO2 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 B[7:0] : ROP operation to mux the source 1, 2 and 3 for GPIO2 (POR = 00000000) Please refer to the Application note for the ROP operation Solomon Systech May 2010 P 68/94 Rev 1.2 SSD1963 9.61 set_gpio3_rop Command Parameters 0xCE 2 D/C 0 1 1 D7 1 0 B7 D6 1 A6 B6 D5 0 A5 B5 D4 0 0 B4 D3 1 A3 B3 D2 1 A2 B2 D1 1 A1 B1 D0 0 A0 B0 Hex CE xx xx Command Parameter 1 Parameter 2 Description Set the GPIO3 with respect to the LCD signal generators using ROP operation. No effect if the GPIO3 is configured as general GPIO. A[6:5] : Source 1 for GPIO3 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[3:2] : Source 2 for GPIO3 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[1:0] : Source 3 for GPIO3 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 B[7:0] : ROP operation to mux the source 1, 2 and 3 for GPIO3 (POR = 00000000) Please refer to the Application note for the ROP operation 9.62 get_gpio3_rop Command Parameters 0xCF 2 D/C 0 1 1 D7 1 0 B7 D6 1 A6 B6 D5 0 A5 B5 D4 0 0 B4 D3 1 A3 B3 D2 1 A2 B2 D1 1 A1 B1 D0 1 A0 B0 Hex CF xx xx Command Parameter 1 Parameter 2 Description Get the GPIO3 properties with respect to the LCD signal generators. A[6:5] : Source 1 for GPIO3 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 SSD1963 Rev 1.2 P 69/94 May 2010 Solomon Systech A[3:2] : Source 2 for GPIO3 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 A[1:0] : Source 3 for GPIO3 when controlled by LCDC (POR = 00) 00 Generator 0 01 Generator 1 10 Generator 2 11 Generator 3 B[7:0] : ROP operation to mux the source 1, 2 and 3 for GPIO3 (POR = 00000000) Please refer to the Application note for the ROP operation 9.63 set_dbc_conf Command Parameters 0xD0 1 D/C 0 1 D7 1 0 D6 1 A6 D5 0 A5 D4 1 0 D3 0 A3 D2 0 A2 D1 0 0 D0 0 A0 Hex D0 xx Command Parameter 1 Description Set the Dynamic Backlight Control configuration. A[6] : DBC Manual Brightness enable (POR = 1) 0 Enable 1 Disable A[5] : Transition effect (POR = 0) 0 Transition effect disable 1 Transition effect enable Transition effect is used to remove visible backlight flickering. If rapid brightness change is required, it is recommended to enable this bit. A[3:2] : Energy saving selection for DBC (POR = 00) 00 DBC is disable 01 Conservative mode 10 Normal mode 11 Aggressive mode A[0] : Master enable of DBC (POR = 0) 0 DBC disable 1 DBC enable Solomon Systech May 2010 P 70/94 Rev 1.2 SSD1963 The hardware pin, PWM is the output signal from SSD1963 to the system backlight driver. So it should configure PWM module before enable DBC. WRITE COMMAND “0xBE” WRITE DATA “0x0E” (set PWM frequency) WRITE DATA “0xFF” (dummy value if DBC is used) WRITE DATA “0x09” (enable PWM controlled by DBC) WRITE DATA “0xFF” WRITE DATA “0x00” WRITE DATA “0x00” WRITE COMMAND “0xD4” WRITE DATA ….. (Define the threshold value) WRITE COMMAND “0xD0” WRITE DATA “0x0D” (Enable DBC with Aggressive mode) 9.64 get_dbc_conf Command Parameters 0xD1 1 D/C 0 1 D7 1 0 D6 1 A6 D5 0 A5 D4 1 0 D3 0 A3 D2 0 A2 D1 0 1 D0 1 A0 Hex D1 xx Command Parameter 1 Description Get the current dynamic back light configuration. A[6] : DBC Manual Brightness enable (POR = 1) 0 Enable 1 Disable A[5] : Transition effect (POR = 0) 0 Transition effect disable 1 Transition effect enable A[3:2] : Energy saving selection for DBC (POR = 00) 00 DBC is disable 01 Conservative mode 10 Normal mode 11 Aggressive mode A[0] : Master enable DBC (POR = 0) 0 DBC disable 1 DBC enable SSD1963 Rev 1.2 P 71/94 May 2010 Solomon Systech 9.65 set_dbc_th Command Parameters D/C Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Parameter 8 Parameter 9 0 1 1 1 1 1 1 1 1 1 0xD4 9 D7 1 0 DBC_TH17 0 DBC_TH27 0 DBC_TH37 D6 1 0 D5 0 0 D4 1 0 D3 0 0 D2 1 0 D1 0 0 D0 0 DBC_TH116 Hex D4 xx xx xx xx xx xx xx xx xx DBC_TH115 DBC_TH114 DBC_TH113 DBC_TH112 DBC_TH111 DBC_TH110 DBC_TH19 DBC_TH18 DBC_TH16 DBC_TH15 DBC_TH14 DBC_TH13 DBC_TH12 DBC_TH11 DBC_TH10 0 0 0 0 0 0 DBC_TH216 DBC_TH215 DBC_TH214 DBC_TH213 DBC_TH212 DBC_TH211 DBC_TH210 DBC_TH29 DBC_TH28 DBC_TH26 DBC_TH25 DBC_TH24 DBC_TH23 DBC_TH22 DBC_TH21 DBC_TH20 0 0 0 0 0 0 DBC_TH316 DBC_TH315 DBC_TH314 DBC_TH313 DBC_TH312 DBC_TH311 DBC_TH310 DBC_TH39 DBC_TH38 DBC_TH36 DBC_TH35 DBC_TH34 DBC_TH33 DBC_TH32 DBC_TH31 DBC_TH30 Description Set the threshold for each level of power saving. DBC_TH1[16] : High byte of the threshold setting for the Conservative mode of DBC. (POR = 0) DBC_TH1[15:8] : 2nd byte of the threshold setting for the Conservative mode of DBC. (POR = 00000000) DBC_TH1[7:0] : Low byte of the threshold setting for the Conservative mode of DBC. (POR = 00000000) TH1 = display width * display height * 3 * 0.1 /16 DBC_TH2[16] : High byte of the threshold setting for the Normal mode of DBC. (POR = 0) DBC_TH2[15:8] : 2nd byte of the threshold setting for the Normal mode of DBC. (POR = 00000000) DBC_TH2[7:0] : Low byte of the threshold setting for the Normal mode of DBC. (POR = 00000000) TH2 = display width * display height * 3 * 0.25 /16 DBC_TH3[16] : High byte of the threshold setting for the Aggressive mode of DBC. (POR = 0) DBC_TH3[15:8] : 2nd byte of the threshold setting for the Aggressive mode of DBC. (POR = 00000000) DBC_TH3[7:0] : Low byte of the threshold setting for the Aggressive mode of DBC. (POR = 00000000) TH3 = display width * display height * 3 * 0.6 /16 Solomon Systech May 2010 P 72/94 Rev 1.2 SSD1963 9.66 get_dbc_th Command Parameters D/C Command Parameter 1 Parameter 2 Parameter 3 Parameter 4 Parameter 5 Parameter 6 Parameter 7 Parameter 8 Parameter 9 0 1 1 1 1 1 1 1 1 1 0xD5 9 D7 1 0 D6 1 0 D5 0 0 D4 1 0 D3 0 0 D2 1 0 D1 0 0 D0 1 DBC_TH116 Hex D5 xx xx xx xx xx xx xx xx xx DBC_TH115 DBC_TH114 DBC_TH113 DBC_TH112 DBC_TH111 DBC_TH110 DBC_TH19 DBC_TH18 DBC_TH17 DBC_TH16 DBC_TH15 DBC_TH14 DBC_TH13 DBC_TH12 DBC_TH11 DBC_TH10 0 0 0 0 0 0 0 DBC_TH216 DBC_TH215 DBC_TH214 DBC_TH213 DBC_TH212 DBC_TH211 DBC_TH210 DBC_TH29 DBC_TH28 DBC_TH27 DBC_TH26 DBC_TH25 DBC_TH24 DBC_TH23 DBC_TH22 DBC_TH21 DBC_TH20 0 0 0 0 0 0 0 DBC_TH316 DBC_TH315 DBC_TH314 DBC_TH313 DBC_TH312 DBC_TH311 DBC_TH310 DBC_TH39 DBC_TH38 DBC_TH37 DBC_TH36 DBC_TH35 DBC_TH34 DBC_TH33 DBC_TH32 DBC_TH31 DBC_TH30 Description Get the threshold for each level of power saving. DBC_TH1[16] : High byte of the threshold setting for the Conservative mode of DBC. (POR = 0) DBC_TH1[15:8] : 2nd byte of the threshold setting for the Conservative mode of DBC. (POR = 00000000) DBC_TH1[7:0] : Low byte of the threshold setting for the Conservative mode of DBC. (POR = 00000000) DBC_TH2[16] : High byte of the threshold setting for the Normal mode of DBC. (POR = 0) DBC_TH2[15:8] : 2nd byte of the threshold setting for the Normal mode of DBC. (POR = 00000000) DBC_TH2[7:0] : Low byte of the threshold setting for the Normal mode of DBC. (POR = 00000000) DBC_TH3[16] : High byte of the threshold setting for the Aggressive mode of DBC. (POR = 0) DBC_TH3[15:8] : 2nd byte of the threshold setting for the Aggressive mode of DBC. (POR = 00000000) DBC_TH3[7:0] : Low byte of the threshold setting for the Aggressive mode of DBC. (POR = 00000000) 9.67 set_pll Command Parameters 0xE0 1 D/C 0 1 D7 1 0 D6 1 0 D5 1 0 D4 0 0 D3 0 0 D2 0 0 D1 0 A1 D0 0 A0 Hex E0 xx Command Parameter 1 Description Start the PLL. Before the start, the system was operated with the crystal oscillator or clock input. A[1] : Lock PLL (POR = 0) After PLL enabled for 100us, can start to lock PLL 0 Use reference clock as system clock 1 Use PLL output as system clock A[0] : Enable PLL (POR = 0) 0 Disable PLL 1 Enable PLL SSD1963 Rev 1.2 P 73/94 May 2010 Solomon Systech Before enabling PLL, the PLL setting (“0xE2”) have to be configured first. After PLL enabled for 100us, can start to lock PLL. SSD1963 needed to switch to PLL output as system clock after PLL is locked. The following is the program sequence. WRITE COMMAND “0xE0” WRITE DATA “0x01” Wait 100us to let the PLL stable WRITE COMMAND “0xE0” WRITE DATA “0x03” WRITE COMMAND “0x01” * Note : SSD1963 is operating under reference clock before PLL is locked, registers cannot be set faster than half of the reference clock frequency. For instance, SSD1963 with a 10MHz reference clock is not allowed to be programmed higher than 5M words/s. 9.68 set_pll_mn Command Parameters 0xE2 3 D/C 0 1 1 1 D7 1 M7 0 0 D6 1 M6 0 0 D5 1 M5 0 0 D4 0 M4 0 0 D3 0 M3 N3 0 D2 0 M2 N2 C2 D1 1 M1 N1 0 D0 0 M0 N0 0 Hex E2 xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Description Set the MN of PLL M[7:0] : Multiplier (M) of PLL. (POR = 00101101) N[3:0] : Divider (N) of PLL. (POR = 0011) C[2] : Effectuate MN value (POR = 0) 0 Ignore the multiplier (N) and divider (N) values 1 Effectuate the multiplier and divider value VCO = Reference input clock x (M + 1) PLL frequency = VCO / (N + 1) * Note : 250MHz < VCO < 800MHz For a 10MHz reference clock to obtain 100MHz PLL frequency, user cannot program M = 19 and N = 1. The setting in this situation is setting M=29 and N=2, where 10 x 30 / 3 = 100MHz. WRITE COMMAND “0xE2” WRITE DATA “0x1D” (M=29) WRITE DATA “0x02” (N=2) WRITE DATA “0x54” (Dummy Byte) Solomon Systech May 2010 P 74/94 Rev 1.2 SSD1963 9.69 get_pll_mn Command Parameters 0xE3 3 D/C 0 1 1 1 D7 1 M7 0 0 D6 1 M6 0 0 D5 1 M5 0 0 D4 0 M4 0 0 D3 0 M3 N3 0 D2 0 M2 N2 C2 D1 1 M1 N1 0 D0 1 M0 N0 0 Hex E3 xx xx xx Command Parameter 1 Parameter 2 Parameter 3 Description Get the MN setting of PLL M[7:0] : Multiplier (M) of PLL. (POR = 00101101) N[3:0] : Divider (N) of PLL. (POR = 0011) C[2] : Effectuate MN value (POR = 0) 0 Ignore the multiplier (M) and divider (N) values. 1 Effectuate the multiplier and divider value 9.70 get_pll_status Command Parameters 0xE4 1 D/C 0 1 D7 1 0 D6 1 0 D5 1 0 D4 0 0 D3 0 0 D2 1 A2 D1 0 0 D0 0 0 Hex E4 xx Command Parameter 1 Description Get the PLL status A[2] : PLL Lock 0 Not locked 1 Locked 9.71 set_deep_sleep Command Parameters 0xE5 None D/C 0 D7 1 D6 1 D5 1 D4 0 D3 0 D2 1 D1 0 D0 1 Hex E5 Command Description Set deep sleep mode. PLL would be stopped. It needs to issue 2 dummy read to exit Deep Sleep mode. SSD1963 Rev 1.2 P 75/94 May 2010 Solomon Systech 9.72 set_lshift_freq Command Parameters D/C Command Parameter 1 Parameter 2 Parameter 3 0 1 1 1 0xE6 3 D7 1 0 D6 1 0 D5 1 0 D4 0 0 D3 0 D2 1 D1 1 D0 0 Hex E6 xx xx xx LCDC_FPR19 LCDC_FPR18 LCDC_FPR17 LCDC_FPR16 LCDC_FPR15 LCDC_FPR14 LCDC_FPR13 LCDC_FPR12 LCDC_FPR11 LCDC_FPR10 LCDC_FPR9 LCDC_FPR8 LCDC_FPR7 LCDC_FPR6 LCDC_FPR 5 LCDC_FPR4 LCDC_FPR 3 LCDC_FPR2 LCDC_FPR1 LCDC_FPR0 Description Set the LSHIFT (pixel clock) frequency LCDC_FPR[19:16] : The highest 4 bits for the pixel clock frequency settings. (POR = 0111) LCDC_FPR[15:8] : The higher byte for the pixel clock frequency settings. (POR = 11111111) LCDC_FPR[7:0] : The low byte for the pixel clock frequency settings. (POR = 11111111) For parallel LCD interface: Configure the pixel clock to PLL freq x ((LCDC_FPR + 1) / 220) To obtain PCLK = 5.3MHz with PLL Frequency = 100MHz, 5.3MHz = 100MHz * ( LCDC_FPR+ 1) / 220 LCDC_FPR = 55574 WRITE COMMAND “0xE6” WRITE DATA “0x00” (LCDC_FPR = 55574) WRITE DATA “0xD9” WRITE DATA “0x16” For serial LCD interface: Configure the pixel clock to PLL freq x ((LCDC_FPR + 1) / 220) *4 To obtain PCLK = 5.3MHz with PLL Frequency = 100MHz, 5.3MHz = 100MHz * ( ( LCDC_FPR+ 1) / 220 )*4 LCDC_FPR = 13892 WRITE COMMAND “0xE6” WRITE DATA “0x00” (LCDC_FPR = 13892) WRITE DATA “0x36” WRITE DATA “0x44” 9.73 get_lshift_freq Command Parameters D/C Command Parameter 1 Parameter 2 Parameter 3 0 1 1 1 0xE7 3 D7 1 0 D6 1 0 D5 1 0 D4 0 0 D3 0 D2 1 D1 1 D0 1 Hex E7 xx xx xx LCDC_FPR19 LCDC_FPR18 LCDC_FPR17 LCDC_FPR16 LCDC_FPR15 LCDC_FPR14 LCDC_FPR13 LCDC_FPR12 LCDC_FPR11 LCDC_FPR10 LCDC_FPR9 LCDC_FPR8 LCDC_FPR7 LCDC_FPR6 LCDC_FPR 5 LCDC_FPR4 LCDC_FPR 3 LCDC_FPR2 LCDC_FPR1 LCDC_FPR0 Description Get the current LSHIFT (pixel clock) frequency setting Solomon Systech May 2010 P 76/94 Rev 1.2 SSD1963 LCDC_FPR[19:16] : The highest 4 bits for the pixel clock frequency settings. (POR = 0111) LCDC_FPR[15:8] : The higher byte for the pixel clock frequency settings. (POR = 11111111) LCDC_FPR[7:0] : The low byte for the pixel clock frequency settings. (POR = 11111111) SSD1963 Rev 1.2 P 77/94 May 2010 Solomon Systech 9.74 set_pixel_data_interface Command Parameters 0xF0 1 D/C 0 1 D7 1 0 D6 1 0 D5 1 0 D4 1 0 D3 0 0 D2 0 A2 D1 0 A1 D0 0 A0 Hex F0 xx Command Parameter 1 Description Set the pixel data format to 8-bit / 9-bit / 12-bit / 16-bit / 16-bit(565) / 18-bit / 24-bit in the parallel host processor interface. This command is used for display data only, the command format is always 8 bit. A[2:0] : Pixel Data Interface Format (POR = 101) 000 8-bit 001 12-bit 010 16-bit packed 011 16-bit (565 format) 100 18-bit 101 24-bit 110 9-bit Others Reserved * Note : The un-used data bus will be driven to ground by SSD1963, so don’t connect the un-used data bus to MCU. 9.75 get_pixel_data_interface Command Parameters 0xF1 1 Command Parameter 1 D/C 0 1 D7 1 0 D6 1 0 D5 1 0 D4 1 0 D3 0 0 D2 0 A2 D1 0 A1 D0 1 A0 Hex F1 xx Description Get the current pixel data format settings in the parallel host processor interface. A[2:0] : Pixel Data Interface Format (POR = 101) 000 8-bit 001 12-bit 010 16-bit packed 011 16-bit (565 format) 100 18-bit 101 24-bit 110 9-bit Others Reserved Solomon Systech May 2010 P 78/94 Rev 1.2 SSD1963 10 MAXIMUM RATINGS Table 10-1: Maximum Ratings (Voltage Referenced to VSS) Symbol VDDD VDDPLL VDDLCD VDDIO VIN VOUT TSOL TSTG TA Parameter Digital Core power supply PLL power supply LCD Interface power supply I/O power supply Input Voltage Output Voltage Solder Temperature / Time Storage temperature Operating temperature Value -0.5 to 1.8 -0.5 to 1.8 -0.5 to 4.6 -0.5 to 4.6 -0.5 to 4.6 -0.5 to 4.6 225 for 40 sec max at solder ball -45 to 125 -30 to 85 Unit V V V V V V o C o C o C Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that VIN and VOUT be constrained to the range VSS < (VIN or VOUT) < VDDIO. Reliability of operation is enhanced if unused input is connected to an appropriate logic voltage level (e.g., either VSS or VDDIO). Unused outputs must be left open. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected. 11 RECOMMENDED OPERATING CONDITIONS Table 11-1: Recommended Operating Condition Symbol VDDD VDDPLL VDDLCD VDDIO Parameter Digital Core power supply PLL power supply LCD Interface power supply I/O power supply Min 1.10 1.10 1.65 1.65 Typ 1.2 1.2 3.3 3.3 Max 1.30 1.30 3.6 3.6 Unit V V V V 11.1 Power-up sequence Figure 11-1: Power-up Sequence Note Clock reference is only applicable when CLK is used. SSD1963 Rev 1.2 P 79/94 May 2010 Solomon Systech 12 DC CHARACTERISTICS Conditions: Voltage referenced to VSS VDDD, VDDPLL = 1.2V VDDIO, VDDLCD = 3.3V T A = 2 5° C Table 12-1 : DC Characteristics Symbol PSTY IIZ IOZ VOH VOL VIH VIL Parameter Quiescent Power Input leakage current Output leakage current Output high voltage Output low voltage Input high voltage Input low voltage Test Condition Min -1 -1 0.8VDDIO 0.8VDDIO Typ 300 Max 500 1 1 Unit uW uA uA V 0.2VDDIO V VDDIO + 0.5 V 0.2VDDIO V 13 AC CHARACTERISTICS Conditions: Voltage referenced to VSS VDDD, VDDPLL = 1.2V VDDIO, VDDLCD = 3.3V TA = 25°C CL = 50pF (Bus/CPU Interface) CL = 0pF (LCD Panel Interface) 13.1 Clock Timing Table 13-1: Clock Input Requirements for CLK (PLL-bypass) Symbol FCLK TCLK Parameter Input Clock Frequency (CLK) Input Clock period (CLK) Min 1/fCLK Max 110 Units MHz ns Table 13-2 : Clock Input Requirements for CLK Symbol FCLK TCLK Parameter Input Clock Frequency (CLK) Input Clock period (CLK) Min 2.5 1/fCLK Max 50 Units MHz ns Table 13-3 : Clock Input Requirements for crystal oscillator XTAL Symbol FXTAL TXTAL Parameter Input Clock Frequency Input Clock period Min 2.5 1/fXTAL Max 10 Units MHz ns Solomon Systech May 2010 P 80/94 Rev 1.2 SSD1963 13.2 MCU Interface Timing 13.2.1 Parallel 6800-series Interface Timing Table 13-4: Parallel 6800-series Interface Timing Characteristics (Use CS# as clock) Parameter Min Typ Max System Clock Frequency* 1 110 System Clock Period* 1/ fMCLK Control Pulse High Width Write 13 1.5* tMCLK tPWCSH Read 30 3.5* tMCLK Control Pulse Low Width Write (next write cycle) 13 1.5* tMCLK tPWCSL Write (next read cycle) 80 9* tMCLK Read 80 9* tMCLK tAS Address Setup Time 2 tAH Address Hold Time 2 tDSW Data Setup Time 4 tDHW Data Hold Time 1 tPLW Write Low Time 14 tPHW Write High Time 14 tPLWR Read Low Time 38 tACC Data Access Time 32 tDHR Output Hold time 1 tR Rise Time 0.5 tF Fall Time 0.5 * System Clock denotes external input clock (PLL-bypass) or internal generated clock (PLL-enabled) Symbol fMCLK tMCLK Unit MHz ns ns ns ns ns ns ns ns ns ns ns ns ns ns Figure 13-1: Parallel 6800-series Interface Timing Diagram (Use CS# as Clock) VIH D/C VL I VH I tAS tAH R/W VL I tPLWR / tPLW CS# tF tPWCSH VIH tR tPWCSL E VL I D[17:0] (WRITE) VIH VL I tDSW Valid Data tACC VOH VL O tDHW tDHR Valid Data D[17:0] (READ) SSD1963 Rev 1.2 P 81/94 May 2010 Solomon Systech Table 13-5: Parallel 6800-series Interface Timing Characteristics (Use E as clock) Parameter Min Typ Max System Clock Frequency* 1 110 System Clock Period* 1/ fMCLK Control Pulse Low Width Write (next write cycle) 13 1.5* tMCLK tPWCSH Write (next read cycle) 80 9* tMCLK Read 80 9* tMCLK Control Pulse High Width Write 13 1.5* tMCLK tPWCSL Read 30 3.5* tMCLK tAS Address Setup Time 2 tAH Address Hold Time 2 tDSW Data Setup Time 4 tDHW Data Hold Time 1 tPLW Write Low Time 14 tPHW Write High Time 14 tPLWR Read Low Time 38 tACC Data Access Time 32 tDHR Output Hold time 1 tR Rise Time 0.5 tF Fall Time 0.5 * System Clock denotes external input clock (PLL-bypass) or internal generated clock (PLL-enabled) Symbol fMCLK tMCLK Unit MHz ns ns ns ns ns ns ns ns ns ns ns ns ns ns Figure 13-2: Parallel 6800-series Interface Timing Diagram (Use E as Clock) VIH D/C VIL VIH tAS tAH R/W VIL VIH tPWCSL VIL CS# tF tR tPHWR / tPHW VIH tPWCSH E VIH D[17:0] (WRITE) VIH VIL tDSW Valid Data tACC VOH VL O tDHW D[17:0] (READ) tDHR Valid Data Solomon Systech May 2010 P 82/94 Rev 1.2 SSD1963 13.2.2 Parallel 8080-series Interface Timing Table 13-6: Parallel 8080-series Interface Timing Characteristics Parameter Min Typ Max System Clock Frequency* 1 110 System Clock Period* 1/ fMCLK Control Pulse High Width Write 13 1.5* tMCLK tPWCSL Read 30 3.5* tMCLK 1.5* tMCLK 13 Control Pulse Low Width Write (next write cycle) tPWCSH 80 Write (next read cycle) 9* tMCLK 80 Read 9* tMCLK tAS Address Setup Time 1 tAH Address Hold Time 2 tDSW Write Data Setup Time 4 tDHW Write Data Hold Time 1 tPWLW Write Low Time 12 tDHR Read Data Hold Time 1 tACC Access Time 32 tPWLR Read Low Time 36 tR Rise Time 0.5 tF Fall Time 0.5 tCS Chip select setup time 2 tCSH Chip select hold time to read signal 3 * System Clock denotes external input clock (PLL-bypass) or internal generated clock (PLL-enabled) Symbol fMCLK tMCLK Unit MHz ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Figure 13-3: Parallel 8080-series Interface Timing Diagram (Write Cycle) t PWCSL VIH V IL t CS VIH VIL t AS AH t PWCSH CS# D/C# t V IH VIL t F R WR# t PWLW t V IH DSW t DHW D[17:0] VIL Valid Data SSD1963 Rev 1.2 P 83/94 May 2010 Solomon Systech Figure 13-4: Parallel 8080-series Interface Timing Diagram (Read Cycle) t PWCSL t PWCSH V IH CS# V IL t CS D/C# VIH VIL t AS t AH t F t R RD# V IH VIL t ACC t PWLR t CSH t DHR VOH D[17:0] VOL Valid Data Solomon Systech May 2010 P 84/94 Rev 1.2 SSD1963 13.3 Parallel LCD Interface Timing Figure 13-5: Generic TFT Panel Timing VT (= 1 Frame) FPS VPW LFRAME VPS LLINE VDP LDEN LDATA[17:0] HT (= 1 Line) HPW LPS LLINE LSHIFT LDEN HPS LDATA[17:0] HDP SSD1963 Rev 1.2 P 85/94 May 2010 Solomon Systech 13.4 Serial RGB Interface Timing Figure 13-6: Serial RGB Interface Timing (without dummy mode) VT (= 1 Frame) FPS VPW LFRAME VPS LLINE VDP LDEN LDATA[17:0] HT (= 1 Line) HPW LPS LLINE LSHIFT LDEN HPS LDATA[7:0] R G B HDP R G B Solomon Systech May 2010 P 86/94 Rev 1.2 SSD1963 Figure 13-7: Serial RGB Interface Timing (with dummy mode) VT (= 1 Frame) FPS VPW LFRAME VPS LLINE VDP LDEN LDATA[17:0] HT (= 1 Line) HPW LPS LLINE LSHIFT LDEN HPS LDATA[7:0] R G B HDP R G B SSD1963 Rev 1.2 P 87/94 May 2010 Solomon Systech Table 13-7: Quick reference table for LCD parameter setting LCD Parameter setting VDP 0xB0 HDP LPS HPW 0xB4 HPS HT FPS VPW VPS VT 0xB6 HPS[10:0] HT[10:0] FPS[10:0] VPW[6:0] VPS[10:0] VT[10:0] HDP[10:0] LPS[10:0] HPW[6:0] Corresponding Command Register VDP[10:0] Maximum Setting Parallel mode Serial mode 2048 Vertical panel size = (VDP + 1) pixels 2048 Horizontal panel size = (HDP + 1) pixels 8188 2047 (2047 x 4) 128 512 (HPW + 1) pixels (128 x4) 8188 2047 (2047 x 4) 2048 Horizontal Total = (HT + 1) lines 2047 128 Vertical Sync Pulse Width = (VPW+1) lines 2047 2048 Vertical Total = (VT + 1) lines Solomon Systech May 2010 P 88/94 Rev 1.2 SSD1963 14 APPLICATION EXAMPLE Figure 14-1 : Application circuit for SSD1963 (With Direct clock input) SSD1963 MCU RESET CS# D/C# E(RD#) R/W#(WR#) D[23:0] GPIO1 GPIO2 GPIO3 LFRAME CONF LLINE LDEN LSHIFT LDATA[23:16] CLK LDATA[15:8] LDATA[7:0] GPIO0 XTAL_IN PWM Dumb Display TE 2.5-10MHz SCL SDA CS# VSYNC HSYNC DEN PCLK R[7:0] G[7:0] B[7:0] SHUT PWM 1.2V+/-10% VDDD Floated XTAL_OUT 1uF 1.2V+/-10% VDDPLL 1uF 1.65-3.6V VDDIO 0.1uF 1.65-3.6V VDDLCD 0.1uF SSD1963 Rev 1.2 P 89/94 May 2010 Solomon Systech Figure 14-2 : Application circuit for SSD1963 (With crystal oscillator input) SSD1963 MCU RESET CS# D/C# E(RD#) R/W#(WR#) D[23:0] GPIO1 GPIO2 GPIO3 LFRAME CONF LLINE LDEN LSHIFT LDATA[23:16] CLK LDATA[15:8] LDATA[7:0] GPIO0 XTAL_OUT PWM Dumb Display TE SCL SDA CS# VSYNC HSYNC DEN PCLK R[7:0] G[7:0] B[7:0] SHUT PWM 120 ohm 2.5-10MHz XTAL_IN 5pF 5pF 1.2V+/-10% VDDD 1uF 1.2V+/-10% VDDPLL 1uF 1.65-3.6V VDDIO 0.1uF 1.65-3.6V VDDLCD 0.1uF Solomon Systech May 2010 P 90/94 Rev 1.2 SSD1963 15 PACKAGE INFORMATION 15.1 Package Mechanical Drawing for 80 balls TFBGA Symbol A A1 A2 A3 b D E e D1 E1 aaa bbb ddd eee fff Dimension in mm Min Typical ---0.16 ----0.21 --0.54 0.27 ----7.00 BSC --7.00 BSC --0.65 BSC --5.2 BSC --5.2 BSC --0.1 --0.2 --0.08 --0.15 --0.08 Max 1.1 0.26 ----0.37 --------------------- SSD1963 Rev 1.2 P 91/94 May 2010 Solomon Systech 15.2 Package Mechanical Drawing for 128 pins LQFP Symbol A A1 A2 D D1 E E1 e b Min 0.05 Dimension in mm Nom Max 1.60 1.40 16.00 14.00 16.00 14.00 0.40 BSC 0.18 Solomon Systech May 2010 P 92/94 Rev 1.2 SSD1963 15.3 Tape & Reel Drawing for 128 pins LQFP SSD1963 Rev 1.2 P 93/94 May 2010 Solomon Systech Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. “Typical” parameters can and do vary in different applications. All operating parameters, including “Typical” must be validated for each customer application by the customer’s technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part. The product(s) listed in this datasheet comply with Directive 2002/95/EC of the European Parliament and of the council of 27 January 2004 on the restriction of the use of certain hazardous substances in electrical and electronic equipment and People’s Republic of China Electronic Industry Standard SJ/T 11363-2006 “Requirements for concentration limits for certain hazardous substances in electronic information products (电子信息产品中有毒有害物质的限量要求)”. Hazardous Substances test report is available upon request. http://www.solomon-systech.com Solomon Systech May 2010 P 94/94 Rev 1.2 SSD1963