HMD16M32M8EH-5

HANBit HMD16M32M8EH 64Mbyte (16Mx32) 72-pin EDO Mode 4K Ref. SIMM Design 5V Part No. HMD16M32M8EH GENERAL DESCRIPTION The HMD16M32M8EH is a 16M x 32bit dynamic RAM high-density memory module. The module consists of eight CMOS 16M x 4bit DRAMs in 32-pin TSOPII packages mounted on a 72-pin, double-sided, FR-4-printed circuit board. A 0.1uF decoupling capacitor is mounted on the printed circuit board for each DRAM components. The module is a Single In-line Memory Module with edge connections and is intended for mounting in to 72-pin edge connector sockets. All module components may be powered from a single 5V DC power supply and all inputs and outputs are TTL-compatible. PIN ASSIGNMENT FEATURES wPart Identification HMD16M32M8EH----4K Cycles/64ms Ref w Access times : 50, 60ns w High-density 64MByte design w Single + 5V ±0.5V power supply w JEDEC standard pinout w EDO mode operation w TTL compatible inputs and outputs w FR4-PCB design PIN 1 2 3 4 5 6 7 8 9 10 11 -5 -6 M 12 13 14 15 16 17 tRC 84ns 104ns 18 19 20 21 22 23 24 SYMBOL Vss DQ0 DQ16 DQ1 DQ17 DQ2 DQ18 DQ3 DQ19 Vcc NC A0 A1 A2 A3 A4 A5 A6 A10 DQ4 DQ20 DQ5 DQ21 DQ6 PIN 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 SYMBOL DQ22 DQ7 DQ23 A7 A11 Vcc A8 A9 NC /RAS2 DQ26 NC NC NC Vss /CAS0 /CAS2 /CAS3 /CAS1 /RAS0 NC NC /WE NC PIN 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 SYMBOL DQ8 DQ24 DQ9 DQ25 DQ10 DQ26 DQ11 DQ27 DQ12 DQ28 Vcc DQ29 DQ13 DQ30 DQ14 DQ31 DQ15 NC PD1 PD2 PD3 PD4 NC Vss OPTIONS w Timing 50ns access 60ns access w Packages 72-pin SIMM MARKING PERFORMANCE RANGE Speed 5 6 tRAC 50ns 60ns tCAC 13ns 15ns PRESENCE DETECT PINS Pin PD1 PD2 PD3 PD4 50ns Vss NC Vss Vss 60ns Vss NC NC NC 72 PIN SIMM TOP VIEW URL:www.hbe.co.kr REV.1.0 (August.2002) -1- HANBit Electronics Co.,Ltd. HANBit FUNCTIONAL BLOCK DIAGRAM HMD16M32M8EH /CAS0 /RAS0 CAS RAS OE DQ3 CAS RAS OE DQ3 U1 WE DQ0 DQ1 DQ2 A0-A11 DQ0 DQ1 DQ2 A0-A11 DQ0 DQ1 DQ2 A0-A11 DQ0 DQ1 DQ2 A0-A11 DQ0-DQ3 U2 WE DQ4-DQ7 /CAS1 CAS RAS OE DQ3 CAS RAS OE DQ3 U5 WE DQ8-DQ11 U6 WE DQ12-DQ15 /CAS2 /RAS2 CAS RAS OE DQ3 CAS RAS OE DQ3 U7 WE DQ0 DQ1 DQ2 A0-A11 DQ0 DQ1 DQ2 A0-A11 DQ0 DQ1 DQ2 A0-A11 DQ0 DQ1 DQ2 A0-A11 DQ16-DQ19 U8 WE DQ20-DQ23 /CAS3 CAS RAS OE DQ3 CAS RAS OE DQ3 U11 WE DQ24-DQ27 U12 WE DQ28-DQ31 /WE A0-A11 Vcc Vss 0.1uF or Capacitor for each DRAM 0.22uF To all DRAMs URL:www.hbe.co.kr REV.1.0 (August.2002) -2- HANBit Electronics Co.,Ltd. HANBit ABSOLUTE MAXIMUM RATINGS PARAMETER Voltage on Any Pin Relative to Vss Voltage on Vcc Supply Relative to Vss Power Dissipation Storage Temperature SYMBOL VIN ,OUT Vcc PD TSTG HMD16M32M8EH RATING -1V to 7.0V -1V to 7.0V 8W -55oC to 150oC Short Circuit Output Current IOS 50mA w Permanent device damage may occur if " Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. RECOMMENDED DC OPERATING CONDITIONS ( Voltage reference to VSS, TA=0 to 70 o C ) PARAMETER Supply Voltage Ground Input High Voltage Input Low Voltage SYMBOL Vcc Vss VIH VIL MIN 4.5 0 2.4 -1.0 TYP. 5.0 0 MAX 5.5 0 Vcc+1 0.8 UNIT V V V V DC AND OPERATING CHARACTERISTICS SYMBOL SPEED -45 ICC1 -5 -6 ICC2 -45 ICC3 -5 -6 -45 ICC4 -5 -6 ICC5 -45 ICC6 -5 -6 Il(L) URL:www.hbe.co.kr REV.1.0 (August.2002) MIN -60 MAX 1040 960 880 16 1040 960 880 960 880 800 8 1040 960 880 10 UNITS mA mA mA mA mA mA mA mA mA mA mA mA mA mA µA HANBit Electronics Co.,Ltd. -3- HANBit IO(L) VOH VOL ICC2 : Standby Current ( /RAS=/CAS=VIH ) ICC3 : /RAS Only Refresh Current * ( /CAS=V IH, /RAS, Address cycling @tRC=min ) ICC4 : Fast Page Mode Current * (/RAS=VIL, /CAS, Address cycling @tPC=min ) ICC5 : Standby Current (/RAS=/CAS=Vcc-0.2V ) ICC6 : /CAS-Before-/RAS Refresh Current * (/RAS and /CAS cycling @t RC=min ) -5 2.4 - HMD16M32M8EH 5 0.4 µA V V ICC1 : Operating Current * (/RAS , /CAS , Address cycling @t RC=min.) IIL : Input Leakage Current (Any input 0V ≤ VIN ≤ 6.5V, all other pins not under test = 0V) IOL : Output Leakage Current (Data out is disabled, 0V ≤ VOUT ≤ 5.5V VOH : Output High Voltage Level (IOH= -5mA ) VOL : Output Low Voltage Level (IOL = 4.2mA ) * NOTE: ICC1, ICC3, ICC4 and ICC6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. ICC is specified as an average current. In ICC1 and ICC3, address cad be changed maximum once while /RAS=VIL. In ICC4, address can be changed maximum once within one page mode cycle. CAPACITANCE ( TA=25 C, Vcc = 5V, f = 1Mz ) SYMBOL CIN1 C IN2 CIN3 CIN4 CDQ1 MIN MAX 40 56 56 56 56 UNITS pF pF pF pF pF o DESCRIPTION Input Capacitance (A0-A11) Input Capacitance (/W) Input Capacitance (/RAS0) Input Capacitance (/CAS0-/CAS3) Input/Output Capacitance (DQ0-31) AC CHARACTERISTICS PARAMETER Random read or write cycle time Access time from /RAS Access time from /CAS Access time from column address /CAS to output in Low-Z Output buffer turn-off delay Transition time (rise and fall) /RAS precharge time /RAS pulse width ( 0 C ≤ TA ≤ 70oC , Vcc = 5V±10%, See notes 1,2.) -45 SYMBOL MIN tRC tRAC tCAC tAA tCLZ tOFF tT tRP tRAS 3 3 1 25 45 10K 13 50 74 45 12 23 3 3 1 30 50 10K 13 50 MAX MIN 84 50 13 25 3 3 1 40 60 10K 15 50 MAX MIN 104 60 15 30 MAX ns ns ns ns ns ns ns ns ns -5 -6 UNIT o URL:www.hbe.co.kr REV.1.0 (August.2002) -4- HANBit Electronics Co.,Ltd. HANBit /RAS hold time /CAS hold time /CAS pulse width /RAS to /CAS delay time /RAS to column address delay time /CAS to /RAS precharge time Row address set-up time Row address hold time Column address set-up time Column address hold time Column address hold referenced to /RAS Column Address to /RAS lead time Read command set-up time Read command hold referenced to /CAS Read command hold referenced to /RAS Write command hold time Write command hold referenced to /RAS Write command pulse width Write command to /RAS lead time Write command to /CAS lead time Data-in set-up time Data-in hold time Data-in hold referenced to /RAS Refresh period Write command set-up time /CAS setup time (C-B-R refresh) /CAS hold time (C-B-R refresh) /RAS precharge to /CAS hold time Access time from /CAS precharge Fast page mode cycle time /CAS precharge time (Fast page) /RAS pulse width (Fast page ) /W to /RAS precharge time(C-B-R refresh) /W to /RAS hold time (C-B-R refresh) /CAS precharge(C-B-R counter test) NOTES tRSH tCSH tCAS tRCD tRAD tCRP tASR tRAH tASC tCAH tAR tRAL tRCS tRCH tRRH tWCH tWCR tWP tRWL tCWL tDS tDH tDHR tREF tWCS tCSR tCHR tRPC tCPA tPC tCP tRASP tWRP tWRH tCPT 40 6.5 45 10 10 20 200K 0 5 10 5 24 40 8 50 10 10 20 8 35 7 11 9 5 0 7 0 7 50 23 0 0 0 7 50 6 8 7 0 7 50 64 0 5 10 5 5K 33 22 13 38 8 20 15 5 0 10 0 8 50 25 0 0 0 10 50 10 13 8 0 8 50 HMD16M32M8EH 15 45 10K 37 25 10 20 15 5 0 10 0 10 55 30 0 0 0 10 55 10 10 10 0 10 55 64 0 5 10 5 28 45 10 200K 60 10 10 30 200K 35 64 10K 45 30 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns 1.An initial pause of 200µs is required after power-up followed by any 8 /RAS-only or /CAS-before-/RAS refresh cycles before proper device operation is achieved. URL:www.hbe.co.kr REV.1.0 (August.2002) -5- HANBit Electronics Co.,Ltd. HANBit HMD16M32M8EH 2.VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) and are assumed to be 5ns for all inputs. 3.Measured with a load equivalent to 2TTL loads and 100pF 4.Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC. 5.Assumes that tRCD ≥ tRCD(max) 6. tAR, tWCR, tDHR are referenced to tRAD(max) 7.This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V OH or VOL. 8. tWCS, tRWD, tCWD anf tAWD are non restrictive operating parameter. They are included in the data sheet as electrical characteristic only. If t WCS ≥ tWCS(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. 9. Either tRCH or tRRH must be satisfied for a read cycle. 10. These parameters are referenced to the /CAS leading edge in early write cycles and to the /W leading edge in readwrite cycles. 11. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit. then access time is controlled by tAA. AC CHARACTERISTICS ( 0 C ≤ TA ≤ 70oC , Vcc = 5V±10%) -45 -5 MIN 25 8 200K 55 30 10 10 5 13 13 3 3 15 5 13 13 200K MAX MIN 30 10 60 35 10 10 5 3 3 15 5 15 15 200K -6 UNIT MIN MAX MAX ns ns ns ns ns ns ns ns ns ns ns 6,12 6 11 22 8 50 30 10 10 5 3 3 15 5 NOTE o PARAMETER Hyper page mode cycle time /CAS precharge time (Hyper page cycle) /RAS pulse width (Hyper page cycle) /RAS hold time from /CAS precharge /W to RAS precharge time (C-B-R refresh) /W to RAS hold time (C-B-R refresh) Output data hold time Output buffer turn off delay from /RAS Output buffer turn off delay from W /W to data delay /W puls width NOTES SYMBOL tHPC tCP tRASP tRHCP tWRP tWRH tDOH tREZ tWEZ tWED tWPE 1. An initial pause of 200us is required after power-up followed by any 8 /RAS-only or /CAS-before-/RAS refresh cycles before proper device operation is achieved. 2. Input voltage levels are Vih/Vil. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transi-tion times are measured between VIH(min) and VIL(max) and are assumed to be 5ns for all inputs. 3. Measured with a load equivalent to 1 TTL loads and 100pF. 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC. URL:www.hbe.co.kr REV.1.0 (August.2002) -6- HANBit Electronics Co.,Ltd. HANBit 5. Assumes that tRCD ≥ tRCD(max). HMD16M32M8EH 6. This parameter defines the time at which the output achieves the open circuit and is not referenced for V OH or VOL. 7. tWCS is non-restrictive operating parameter. It is included in the data sheet as electrical characteristics only. If tWCS ≥ tWCS(min), the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. 8. Either tRCH or tRRH must be satisfied for a read cycle. 9. These parameters are referenced to the /CAS leading edge in early write cycles. 10. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as reference point only. If tRAD is greater than the specified tRAD(max) limit access time is controlled by tAA. 11. tASC ≥6ns, Assume t T=2.0ns. 12. If /RAS goes high before /CAS high going, the open circuit condition of the output is achieved by /CAS high going. If /CAS goes high before /RAS high going , the open circuit condition of the output is achieved by /RAS going. . TIMING DIAGRAMS TIMING WAVEFORM OF READ CYCLE /RAS VIHVILtCRP VIHtRCD tRAD tASR VIHtRAH tASC tRC tRAS tCSH tRSH tCAS tCAH COLUMN ADDRESS tRP tCRP /CAS VIL- tRAL A VILVIHVILVIH- ROW ADDRESS tRCS /W tRRH tAA tOEA tCAC tCLZ tREZ tRCH tWEZ tCEZ tOEZ /OE VIL- VOHDQ0-DQ7 tRAC OPEN VOL- DATA-OUT URL:www.hbe.co.kr REV.1.0 (August.2002) -7- HANBit Electronics Co.,Ltd. HANBit TIMING WAVEFORM OF WRITE CYCLE (EARLY WRITE) NOTE : Dout = Open HMD16M32M8EH tRC /RAS VIHVILtCRP /CAS VIHVILtASR A VIHVILROW ADDRESS COLUMN ADDRESS tRAS tRCD tRAD tRAH tASC tCAH tRAL tCSH tRSH tCAS tRP tCRP tCWL tRWL tWCS tWCH tWP /W VIHVIL- /OE VIHVILtDS DQ0-DQ7 DATA-IN tDH URL:www.hbe.co.kr REV.1.0 (August.2002) -8- HANBit Electronics Co.,Ltd. HANBit PACKAGING INFORMATION SIMM Design 107.95 ±0.2mm 3.38± 0.2 mm R1.57± 0.2 mm HMD16M32M8EH 101.19± 0.2 3.38± 0.2 mm DIA 0.51± 0.2 mm 2 7.00± 0.2 10.16± 0.2 6.35 ± 0.2 1 72 2.03± 0.2 mm 6.35± 0.2 mm 1.02± 0.2 mm 6.35± 0.2 95.25± 0.2 1.27± 0.2 mm 3.34± 0.2 mm 0.25 mm MAX 2.54 mm MIN Gold : 1.04±0.10 mm 1.27 Solder:0.914±0.10mm 1.29±0.08 mm ORDERING INFORMATION Component Number 8EA 8EA Part Number Density Org. Package Vcc SPEED HMD16M32M8EH-5 HMD16M32M8EH-6 64MByte 64MByte 16MX 32bit 16MX 32bit 72 Pin-SIMM 72 Pin-SIMM 5V 5V 50ns 60ns URL:www.hbe.co.kr REV.1.0 (August.2002) -9- HANBit Electronics Co.,Ltd.