MM74C90N

MM54C90 MM74C90 4-Bit Decade Counter MM54C93 MM74C93 4-Bit Binary Counter February 1988 MM54C90 MM74C90 4-Bit Decade Counter MM54C93 MM74C93 4-Bit Binary Counter General Description The MM54C90 MM74C90 decade counter and the MM54C93 MM74C93 binary counter and complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors The 4-bit decade counter can reset to zero or preset to nine by applying appropriate logic level on the R01 R02 R91 and R92 inputs Also a separate flip-flop on the A-bit enables the user to operate it as a divide-by-2 5 or 10 frequency counter The 4-bit binary counter can be reset to zero by applying high logic level on inputs R01 and R02 and a separate flip-flop on the A-bit enables the user to operate it as a divide-by-2 -8 or -16 divider Counting occurs on the negative going edge of the input pulse All inputs are protected against static discharge damage Features Y Y Y Y Y Wide supply voltage range Guaranteed noise margin High noise immunity Low power TTL compatiblity The MM54C93 MM74C93 MM74L93 Pinout follows 3V to 15V 1V 0 45 VCC (typ ) Fan out of 2 driving 74L the MM54L93 Connection and Logic Diagrams MM54C90 MM74C90 Dual-In-Line Package MM54C93 MM74C93 Dual-In-Line Package TL F 5889 – 2 TL F 5889 – 4 Top View Order Number MM54C90 or MM74C93 M54C90 MM74C90 Top View MM54C93 MM74C93 TL F 5889 – 3 TL F 5889 – 1 C1995 National Semiconductor Corporation TL F 5889 RRD-B30M105 Printed in U S A Absolute Maximum Ratings If Military Aerospace specified devices are required please contact the National Semiconductor Sales Office Distributors for availability and specifications Voltage at Any Pin (Note 1) Operating Temperature Range (TA) MM54C90 MM54C93 MM74C90 MM74C93 b 0 3V to VCC a 0 3V b 55 C to a 125 C b 40 C to a 85 C Power Dissipation (PD) Dual-In-Line Small Outline Operating VCC Range Absolute Maximum VCC Storage Temperature Range (TS) Lead Temperature (TL) (Soldering 10 seconds) 700 mW 500 mW 3V to 15V 18V b 65 C to a 150 C 260 C DC Electrical Characteristics Min Symbol CMOS TO CMOS VIN(1) VIN(0) VOUT(1) VOUT(0) IIN(1) IIN(0) ICC VIN(1) Logical ‘‘1’’ Input Voltage Logical ‘‘0’’ Input Voltage Logical ‘‘1’’ Output Voltage Logical ‘‘0’’ Output Voltage Logical ‘‘1’’ Input Current Logical ‘‘0’’ Input Current Supply Current Logical ‘‘1’’ Input Voltage MM54C90 MM54C93 MM74C90 MM74C93 Logical ‘‘0’’ Input Voltage MM54C90 MM54C93 MM74C90 MM74C93 Logical ‘‘1’’ Output Voltage MM54C90 MM54C93 MM74C90 MM74C93 Logical ‘‘0’’ Output Voltage MM54C90 MM54C93 MM74C90 MM74C93 Output Source Current (P-Channel) Output Source Current (P-Channel) Output Sink Current (N-Channel) Output Sink Current (N-Channel) Parameter Max limits apply across temperature range unless otherwise noted Conditions Min 35 80 15 20 45 90 05 10 0 005 b1 0 b 0 005 Typ Max Units V V V V V V V V mA mA mA VCC e 5V VCC e 10V VCC e 5V VCC e 10V VCC e 5V IO e b10 mA VCC e 10V IO e b10 mA VCC e 5V IO e a 10 mA VCC e 10V IO e a 10 mA VCC e 15V VIN e 15V VCC e 15V VIN e 0V VCC e 15V 10 300 0 05 CMOS LPTTL INTERFACE VCC e 4 5V VCC e 4 75V VCC e 4 5V VCC e 4 75V VCC e 4 5V IO e b360 mA VCC e 4 75V IO e b360 mA VCC e 4 5V IO e b360 mA VCC e 4 75V IO e b360 mA VCC e 5V VOUT e 0V TA e 25 C VCC e 10V VOUT e 0V TA e 25 C VCC e 5V VOUT e VCC TA e 25 C VCC e 10V VOUT e VCC TA e 25 C 24 24 04 04 VCCb1 5 VCCb1 5 08 08 V V V V V V V V VIN(0) VOUT(1) VOUT(0) OUTPUT DRIVE (See 54C 74C Family Characteristics Data Sheet) (Short Circuit Current) ISOURCE ISOURCE ISINK ISINK b 1 75 b8 0 b3 3 b 15 mA mA mA mA 1 75 80 36 16 Note 1 ‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaranteed Except for ‘‘Operating Temperature Range’’ they are not meant to imply that the devices should be operated at these limits The table of ‘‘Electrical Characteristics’’ provides conditions for actual device operation AC Electrical Characteristics Symbol tpd0 tpd1 tpd0 tpd1 tpd0 tpd1 Parameter Propagation Delay Time from AIN to QA TA e 25 C CL e 50 pF unless otherwise specified Conditions VCC e 5V VCC e 10 VCC e 5V VCC e 10V VCC e 5V VCC e 10V 2 Min Typ 200 80 450 160 450 160 Max 400 150 850 300 800 300 Units ns ns ns ns ns ns Propagation Delay Time from AIN to QB (MM54C93 MM74C93) Propagation Delay Time from AIN to QB (MM54C90 MM74C90) AC Electrical Characteristics Symbol tpd0 tpd1 tpd0 tpd1 tpd0 tpd1 tpd0 tpd1 tpd0 tpd1 Parameter TA e 25 C CL e 50 pF unless otherwise specified (Continued) Conditions VCC e 5V VCC e 10 VCC e 5V VCC e 10V VCC e 5V VCC e 10V VCC e 5V VCC e 10V VCC e 5V VCC e 10V VCC e 5V VCC e 10V VCC e 5V VCC e 10V VCC e 5V VCC e 10V VCC e 5V VCC e 10V VCC e 5V VCC e 10V VCC e 10V VCC e 10V VCC e 5V VCC e 10V VCC e 5V VCC e 10V Any Input (Note 2) Per Package (Note 3) 250 100 2 5 5 45 100 50 600 30 600 300 500 250 Min Typ 500 200 500 200 600 250 450 160 150 75 200 75 250 100 250 125 250 125 200 100 15 5 Max 1050 400 1000 400 1200 500 800 300 300 150 400 150 500 200 Units ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ms ms ns ns MHz MHz pF pF Propagation Delay Time from AIN to QC (MM54C93 MM74C93) Propagation Delay Time from AIN to QC (MM54C93 MM74C93) Propagation Delay Time from AIN to QD (MM54C93 MM74C93) Propagation Delay Time from AIN to QD (MM54C90 MM74C90) Propagation Delay Time from R01 or R02 to QA QB QC or QD (MM54C93 MM74C93) Propagation Delay Time from R01 or R02 to QA QB QC or QD (MM54C90 MM74C90) Propagation Delay Time from R91 or R92 to QA or QD (MM54C90 MM74C90) Min R01 or R02 Pulse Width (MM54C93 MM74C93) Min R01 or R02 Pulse Width (MM54C90 MM74C90) Min R91 or R92 Pulse Width (MM54C90 MM74C90) Maximum Clock Rise and Fall Time Minimum Clock Pulse Width Maximum Clock Frequency Input Capacitance Power Dissipation Capacitance tpd0 tpd1 tpd0 tpd1 tPW tPW tPW tr tf tW fMAX CIN CPD AC Parameters are guaranteed by DC correlated testing Note 1 ‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaranteed Except for ‘‘Operating Temperature Range’’ they are not meant to imply that the devices should be operated at these limits The table of ‘‘Electrical Characteristics’’ provides conditions for actual device operation Note 2 Capacitance is guaranteed by periodic testing Note 3 CPD determines the no load ac power consumption of any CMOS device For complete explanation see 54C 74C Family Characteristics application note AN-90 AC Test Circuits MM54C90 MM74C90 MM54C93 MM74C93 TL F 5889 – 5 TL F 5889 – 6 Clock rise and fall time tr e tf e 20 ns Clock rise and fall time tr e tf e 20 ns 3 Switching Time Waveforms Note 1 MM54C90 MM74C90 and MM54C93 MM74C93 are solid line waveforms Dashed line waveforms are for MM54C90 MM74C90 only TL F 5889 – 7 Truth Table MM54C90 MM74C90 4-Bit Decade Counter BCD Count Sequence Count QD 0 1 2 3 4 5 6 7 8 9 L L L L L L L L H H Output QC L L L L H H H H L L QB L L H H L L H H L L QA L H L H L H L H L H 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 MM54C93 MM74C93 4-Bit Binary Counter Binary Count Sequence Count QD L L L L L L L L H H H H H H H H Output QC L L L L H H H H L L L L H H H H QB L L H H L L H H L L H H L L H H QA L H L H L H L H L H L H L H L H Output QA is connected to Input B for BCD count H e High Level L e Low Level X e Irrelevant Reset Count Function Table Reset Inputs R01 H H X X L L X R02 H H X L X X L R91 L X H X L X L R92 X L H L X L X QD L L H Output QC QB QA L L H Output QA is connected to input B for binary count sequence H e High Level L e Low Level X e Irrelevant L L L L L L Count Count Count Count Reset Count Function Table Reset Inputs R01 H L X 4 R02 H X L QD L Output QC L Count Count QB L QA L Physical Dimensions inches (millimeters) Ceramic Dual-In-Line Package (J) Order Number MM54C90J MM54C93J MM74C90J or MM74C93J NS Package Number J14A 5 MM54C90 MM74C90 4-Bit Decade Counter MM54C93 MM74C93 4-Bit Binary Counter Physical Dimensions inches (millimeters) (Continued) Molded Dual-In-Line Package (N) Order Number MM54C90N MM54C93N MM74C90N or MM74C93N NS Package Number N14A LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION As used herein 1 Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user National Semiconductor Corporation 1111 West Bardin Road Arlington TX 76017 Tel 1(800) 272-9959 Fax 1(800) 737-7018 2 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness National Semiconductor Europe Fax (a49) 0-180-530 85 86 Email cnjwge tevm2 nsc com Deutsch Tel (a49) 0-180-530 85 85 English Tel (a49) 0-180-532 78 32 Fran ais Tel (a49) 0-180-532 93 58 Italiano Tel (a49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd 13th Floor Straight Block Ocean Centre 5 Canton Rd Tsimshatsui Kowloon Hong Kong Tel (852) 2737-1600 Fax (852) 2736-9960 National Semiconductor Japan Ltd Tel 81-043-299-2309 Fax 81-043-299-2408 National does not assume any responsibility for use of any circuitry described no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications