NLAS4051S

NLAS4051S Analog Multiplexer/ Demultiplexer TTL Compatible, Single−Pole, 8−Position Plus Common Off The NLAS4051S is an improved version of the MC14051 and MC74HC4051 fabricated in sub−micron Silicon Gate CMOS technology for lower RDS(on) resistance and improved linearity with low current. This device may be operated either with a single supply or dual supply up to ±3.0 V to pass a 6.0 VPP signal without coupling capacitors. When operating in single supply mode, it is only necessary to tie VEE, pin 7 to ground. For dual supply operation, VEE is tied to a negative voltage, not to exceed maximum ratings. Features http://onsemi.com MARKING DIAGRAM 16 1 TSSOP−16 DT SUFFIX CASE 948F A L Y W G 16 NLAS 4051 ALYWG G 1 • Improved RDS(on) Specifications • Pin for Pin Replacement for MAX4051 and MAX4051A • ♦ • • Space Saving TSSOP Package • This is a Pb−Free Device VCC 16 NO2 15 NO4 14 NO0 13 One Half the Resistance Operating at 5.0 V Single or Dual Supply Operation ♦ Single 2.5−5.0 V Operation, or Dual ±3.0 V Operation ♦ With VCC of 3.0 to 3.3 V, Device Can Interface with 1.8 V Logic, No Translators Needed ♦ Address and Inhibit Logic are Over−Voltage Tolerant and May Be Driven Up +6.0 V Regardless of VCC Improved Linearity Over Standard HC4051 Devices = Assembly Location = Wafer Lot = Year = Work Week = Pb−Free Package (Note: Microdot may be in either location) ORDERING INFORMATION Device Package Shipping† NLAS4051SDTR2G TSSOP−16 2500/Tape & Reel (Pb−Free) †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. NO6 ADDC ADDB ADDA 12 11 10 9 1 NO1 2 3 4 NO7 5 NO5 6 7 8 GND NO3 COM Inhibit VEE Figure 1. Pin Connection (Top View) © Semiconductor Components Industries, LLC, 2008 May, 2008 − Rev. 0 1 Publication Order Number: NLAS4051S/D NLAS4051S TRUTH TABLE Address Inhibit 1 0 0 0 0 0 0 0 0 C X don’t care 0 0 0 0 1 1 1 1 B X don’t care 0 0 1 1 0 0 1 1 A X don’t care 0 1 0 1 0 1 0 1 ON SWITCHES* All switches open COM−NO0 COM−NO1 COM−NO2 COM−NO3 COM−NO4 COM−NO5 COM−NO6 COM−NO7 ADDC ADDB ADDA LOGIC COM NO0 NO1 NO2 NO3 NO4 NO5 NO6 NO7 Inhibit *NO and COM pins are identical and interchangeable. Either may be considered an input or output; signals pass equally well in either direction. Figure 2. Logic Diagram ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Parameter Symbol VEE Value Unit V V V V Negative DC Supply Voltage (Referenced to GND) −7.0 to )0.5 −0.5 to )7.0 −0.5 to )7.0 Positive DC Supply Voltage (Note 1) Analog Input Voltage Digital Input Voltage (Referenced to GND) (Referenced to VEE) VCC VIS I VEE −0.5 to VCC )0.5 −0.5 to 7.0 $50 (Referenced to GND) VIN DC Current, Into or Out of Any Pin Storage Temperature Range mA °C °C °C TSTG TL TJ −65 to )150 260 Lead Temperature, 1 mm from Case for 10 Seconds Junction Temperature under Bias Thermal Resistance )150 164 450 qJA PD FR °C/W mW Power Dissipation in Still Air Moisture Sensitivity MSL Level 1 Flammability Rating Oxygen Index: 30% − 35% UL 94 V−0 @ 0.125 in u2000 u200 u1000 $300 ESD Withstand Voltage Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4) VESD V Latchup Performance Above VCC and Below GND at 125°C (Note 5) ILATCHUP mA Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. The absolute value of VCC $|VEE| ≤ 7.0. 2. Tested to EIA/JESD22−A114−A. 3. Tested to EIA/JESD22−A115−A. 4. Tested to JESD22−C101−A. 5. Tested to EIA/JESD78. MAXIMUM RATINGS http://onsemi.com 2 NLAS4051S ÎÎÎÎÎÎÎ ÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎ ÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎ ÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎ Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎ ÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎ ÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎ ÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎ ÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎ ÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎ Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎ ÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎ ÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎ Î ÎÎÎÎÎ Parameter Symbol VEE Min Max Unit V V V V Negative DC Supply Voltage Positive DC Supply Voltage Analog Input Voltage Digital Input Voltage (Referenced to GND) −5.5 2.5 2.5 GND 5.5 6.6 (Referenced to GND) (Referenced to VEE) VCC VIS TA VEE 0 −55 0 0 VCC 5.5 125 100 20 (Note 6) (Referenced to GND) VIN Operating Temperature Range, All Package Types °C Input Rise/Fall Time (Channel Select or Enable Inputs) VCC = 3.0 V $ 0.3 V VCC = 5.0 V $ 0.5 V tr, tf ns/V 6. Unused digital inputs may not be left open. All digital inputs must be tied to a high−logic voltage level or a low−logic input voltage level. RECOMMENDED OPERATING CONDITIONS DC CHARACTERISTICS − Digital Section (Voltages Referenced to GND) Parameter Minimum High−Level Input Voltage, Address and Inhibit Inputs Condition Symbol VIH VCC V 2.5 3.0 4.5 5.5 2.5 3.0 4.5 5.5 0 V to 6.0 V 6.0 Guaranteed Limit −55 to 25°C 1.75 2.1 3.15 3.85 .45 0.9 1.35 1.65 $0.1 4.0 v85°C 1.75 2.1 3.15 3.85 .45 0.9 1.35 1.65 $1.0 40 v125°C 1.75 2.1 3.15 3.85 .45 0.9 1.35 1.65 $1.0 80 Unit V Maximum Low−Level Input Voltage, Address and Inhibit Inputs VIL V Maximum Input Leakage Current, Address or Inhibit Inputs Maximum Quiescent Supply Current (per Package) VIN = 6.0 or GND Address, Inhibit and VIS = VCC or GND IIN ICC mA mA ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎ ÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎ ÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎ ÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎ ÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎ ÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎ ÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎ Î Î Î ÎÎ Î Î Î ÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎ ÎÎ Î Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎ Î Î Î Symbol Parameter Test Conditions VCC V 3.0 4.5 3.0 3.0 4.5 3.0 VEE V Guaranteed Limit v85°C 108 46 33 20 18 15 4 2 −55 to 25°C 86 37 26 15 13 10 4 2 v125°C 120 55 37 20 18 15 5 3 Unit W Maximum “ON” Resistance (Note 7) VIN = VIL or VIH VIS = (VEE to VCC) |IS| = 10 mA (Figures 4 thru 9) RON 0 0 −3.0 0 0 −3.0 3.0 Maximum Difference in “ON” Resistance Between Any Two Channels in the Same Package VIN = VIL or VIH, VIS= 2.0 V VIS = ½ (VCC − VEE), VIS= 3.0 V |IS| = 10 mA, VIS= 2.0 V DRON W ON Resistance Flatness Maximum Off−Channel Leakage Current |IS| = 10 mA VCOM = 1, 2, 3.5 V VCOM = 2, 0, 2 V Rflat(ON) 4.5 3.0 W Switch Off VIN = VIL or VIH VIO = VCC −1.0 V or VEE +1.0 V (Figure 17) Switch On VIO = VCC −1.0 V or VEE +1.0 V (Figure 17) INC(OFF) INO(OFF) 6.0 3.0 0 −3.0 0.1 0.1 5.0 5.0 100 100 nA Maximum On−Channel Leakage Current, Channel− to−Channel ICOM(ON) 6.0 3.0 0 −3.0 0.1 0.1 5.0 5.0 100 100 nA 7. At supply voltage (VCC) approaching 2.5 V the analog switch on−resistance becomes extremely non−linear. Therefore, for low voltage operation it is recommended that these devices only be used to control digital signals. DC ELECTRICAL CHARACTERISTICS − Analog Section http://onsemi.com 3 NLAS4051S ÎÎ Î ÎÎ Î ÎÎÎÎÎ ÎÎ Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î Î Î ÎÎ Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎÎÎÎÎ ÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎ Î Î Guaranteed Limit Parameter Test Conditions Symbol tBBM VCC V 3.0 4.5 3.0 VEE V −55 to 25°C Min 1.0 1.0 1.0 Typ* 6.5 5.0 3.5 v85°C − − − v125°C − − − Unit ns Minimum Break−Before− Make Time VIN = VIL or VIH VIS = VCC RL = 300 W, CL = 35 pF (Figure 19) 0.0 0.0 −3.0 *Typical Characteristics are at 25°C. AC CHARACTERISTICS (Input tr = tf = 3 ns) AC CHARACTERISTICS (CL = 35 pF, Input tr = tf = 3 ns) Guaranteed Limit VCC V 2.5 3.0 4.5 3.0 2.5 3.0 4.5 3.0 2.5 3.0 4.5 3.0 VEE V 0 0 0 −3.0 0 0 0 −3.0 0 0 0 −3.0 −55 to 25°C Min Typ 22 20 16 16 22 18 16 16 22 18 16 16 Max 40 28 23 23 40 28 23 23 40 28 23 23 v85°C Min Max 45 30 25 25 45 30 25 25 45 30 25 25 v125°C Min Max 50 35 30 28 50 35 30 28 50 35 30 28 Unit ns Parameter Transition Time (Address Selection Time) (Figure 18) Turn−on Time (Figures 14, 15, 20, and 21) Inhibit to NO or NC Turn−off Time (Figures 14, 15, 20, and 21) Inhibit to NO or NC Symbol tTRANS tON ns tOFF ns Typical @ 255C, VCC = 5.0 V Maximum Input Capacitance, Select Inputs Analog I/O Common I/O Feedthrough CIN CNO or CNC CCOM C(ON) 8 10 10 1.0 pF ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V) Parameter Maximum On−Channel Bandwidth or Minimum Frequency Response Condition VIS = ½ (VCC − VEE) Source Amplitude = 0 dBm (Figures 10 and 22) f =100 kHz; VIS = ½ (VCC − VEE) Source = 0 dBm (Figures 12 and 22) VIS = ½ (VCC − VEE) Source = 0 dBm (Figures 10 and 22) VIN = VCC to VEE, fIS = 1 kHz, tr = tf = 3 ns RIS = 0 W, CL= 1000 pF, Q = CL * DVOUT (Figures 16 and 23) fIS = 1 MHz, RL = 10 KW, CL = 50 pF, VIS = 5.0 VPP sine wave VIS = 6.0 VPP sine wave (Figure 13) Symbol BW VCC V 3.0 4.5 6.0 3.0 3.0 4.5 6.0 3.0 3.0 4.5 6.0 3.0 5.0 3.0 VEE V 0.0 0.0 0.0 −3.0 0.0 0.0 0.0 −3.0 0.0 0.0 0.0 −3.0 0.0 −3.0 Typ 25°C 80 90 95 95 −93 −93 −93 −93 −2 −2 −2 −2 9.0 12 Unit MHz Off−Channel Feedthrough Isolation VISO dB Maximum Feedthrough On Loss VONL dB Charge Injection Q pC Total Harmonic Distortion THD + Noise THD 6.0 3.0 0.0 −3.0 0.10 0.05 % http://onsemi.com 4 NLAS4051S 100 10 1 RON (W) ICC (nA) 0.1 0.01 0.001 0.0001 0.00001 −40 −20 0 VCC = 3.0 V 60 40 20 VCC = 5.0 V 20 60 80 100 120 0 −4.0 −2.0 0 2.0 VIS (VDC) 4.0 6.0 100 80 2.0 V 3.0 V 4.5 V 5.5 V Temperature (°C) Figure 3. ICC versus Temp, VCC = 3 V and 5 V 50 125°C 25°C RON (W) 30 Figure 4. RON versus VCC, Temp = 255C 100 90 80 70 RON (W) 60 50 40 30 20 10 0 −55°C 0.5 1.0 VCom (V) 1.5 2.0 85°C 125°C 40 25°C 85°C 20 10 0 −55°C 0 0.5 1.0 1.5 VCom (V) 2.0 2.5 3.0 Figure 5. Typical On Resistance VCC = 2.0 V, VEE = 0 V 25 85°C 20 15 25°C 10 5 0 0 −55°C 5 0 125°C 20 15 10 25 85°C Figure 6. Typical On Resistance VCC = 3.0 V, VEE = 0 V 125°C RON (W) RON (W) 25°C −55°C 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 VCom (V) VCom (V) Figure 7. Typical On Resistance VCC = 4.5 V, VEE = 0 V Figure 8. Typical On Resistance VCC = 5.5 V, VEE = 0 V http://onsemi.com 5 NLAS4051S 25 125°C 20 15 10 5 0 −4 85°C RON (W) 25°C −55°C −2 0 VCom (V) 2 4 Figure 9. Typical On Resistance VCC = 3.3 V, VEE = −3.3 V 50 40 30 BANDWIDTH (dB) 20 10 0 −10 −20 −30 −40 −50 0.1 1.0 10 100 FREQUENCY (mHz) BANDWIDTH (ON−RESPONSE) PHASE SHIFT 18%/DIV (dB) 90 72 54 36 18 0 −18 −36 −54 −72 −90 0.1 1.0 10 100 FREQUENCY (mHz) PHASE SHIFT Figure 10. Bandwidth, VCC = 5.0 V Figure 11. Phase Shift, VCC = 5.0 V 0 −10 OFF ISOLATION 10 dB/DIV −20 −40 −50 −60 −70 −80 −90 −100 0.1 1.0 10 100 FREQUENCY (mHz) DISTORTION (%) −30 0 3.0 5.5 4.5 $3.3 0.1 0.01 10 100 1000 10000 10000 FREQUENCY (mHz) Figure 12. Off Isolation, VCC = 5.0 V Figure 13. Total Harmonic Distortion http://onsemi.com 6 NLAS4051S 30 25 20 TIME (ns) 15 10 5 0 2.5 tOFF (ns) tON (ns) TA = 25°C 30 25 20 15 10 5 0 −55 tON tOFF VCC = 4.5 V TIME (ns) 3 3.5 4 4.5 5 −40 25 Temperature (°C) 85 125 VCC (VOLTS) Figure 14. tON and tOFF versus VCC Figure 15. tON and tOFF versus Temp 3.0 2.5 100 10 2.0 Q (pC) 1.5 1.0 0.5 0 −0.5 0 1 LEAKAGE (nA) VCC = 5 V 1 0.1 ICOM(ON) ICOM(OFF) VCC = 3 V 0.01 VCC = 5.0 V INO(OFF) −20 25 70 85 125 TEMPERATURE (°C) 2 VCOM (V) 3 4 5 0.001 −55 Figure 16. Charge Injection versus COM Voltage Figure 17. Switch Leakage versus Temperature VCC 0.1 mF VEE Output VOUT 300 W 35 pF VCC Input 0V VCC Output 50% 50% 90% Address Select Pin VEE 10% ttrans ttrans Figure 18. Channel Selection Propagation Delay http://onsemi.com 7 NLAS4051S DUT VCC 0.1 mF 300 W Output VOUT 35 pF Output VCC Input GND tBMM 90% 90% of VOH Address Select Pin GND Figure 19. tBBM (Time Break−Before−Make) VCC DUT VCC 0.1 mF Open Output VOUT 300 W 35 pF Output GND tON tOFF Input 0V VOH 50% 50% 90% 90% Input Enable Figure 20. tON/tOFF VCC DUT Output Open 300 W VOUT 35 pF Input VCC 50% 0V VCC Output VOL tOFF 10% tON 10% 50% Input Enable Figure 21. tON/tOFF http://onsemi.com 8 NLAS4051S 50 W Reference Input Output 50 W Generator 50 W DUT Transmitted Channel switch Address and Inhibit/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. VISO, Bandwidth and VONL are independent of the input signal direction. VISO = Off Channel Isolation = 20 Log VONL = On Channel Loss = 20 Log VOUT for VIN at 100 kHz VIN VOUT for VIN at 100 kHz to 50 MHz VIN Bandwidth (BW) = the frequency 3 dB below VONL Figure 22. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/VONL DUT Open Output CL VIN VCC GND Output VIN Off On Off DVOUT Figure 23. Charge Injection: (Q) TYPICAL OPERATION +5.0 V 16 VCC 16 +3.0 V VCC VEE GND 7 8 VEE GND −3.0 V 7 8 Figure 24. 5.0 Volts Single Supply VCC = 5.0 V, VEE = 0 Figure 25. Dual Supply VCC = 3.0 V, VEE = −3.0 V http://onsemi.com 9 NLAS4051S PACKAGE DIMENSIONS TSSOP−16 CASE 948F−01 ISSUE B 16X K REF NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE −W−. DIM A B C D F G H J J1 K K1 L M MILLIMETERS MIN MAX 4.90 5.10 4.30 4.50 −−− 1.20 0.05 0.15 0.50 0.75 0.65 BSC 0.18 0.28 0.09 0.20 0.09 0.16 0.19 0.30 0.19 0.25 6.40 BSC 0_ 8_ INCHES MIN MAX 0.193 0.200 0.169 0.177 −−− 0.047 0.002 0.006 0.020 0.030 0.026 BSC 0.007 0.011 0.004 0.008 0.004 0.006 0.007 0.012 0.007 0.010 0.252 BSC 0_ 8_ 0.10 (0.004) 0.15 (0.006) T U S M TU S V S K 2X L/2 16 9 J1 B −U− SECTION N−N J N L PIN 1 IDENT. 1 8 0.15 (0.006) T U S A −V− N F DETAIL E C 0.10 (0.004) −T− SEATING PLANE D G H DETAIL E SOLDERING FOOTPRINT* 7.06 1 0.36 16X 16X 1.26 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. http://onsemi.com 10 ÉÉÉ ÇÇÇ ÉÉÉ ÇÇÇ ÇÇÇ 0.25 (0.010) M K1 −W− 0.65 PITCH DIMENSIONS: MILLIMETERS NLAS4051S ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5773−3850 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative http://onsemi.com 11 NLAS4051S/D