DATASHEET
ICS503
LOCO™ PLL CLOCK MULTIPLIER
Description
Features
The ICS503 is a member of the LOCOTM family, the
most cost effective way to generate a high-quality, high
frequency clock output from a lower frequency crystal
or clock input. The name LOCO stands for Low Cost
Oscillator, as it is designed to replace crystal oscillators
in most electronic systems. Using Phase-Locked-Loop
(PLL) techniques, the device uses a standard
fundamental mode, inexpensive crystal to produce
output clocks up to 160 MHz.
• Packaged as 8-pin SOIC (Pb-free) or die
• IDT’s lowest cost PLL clock
• Generates 16.9344 MHz for stereo codecs from the
14.31818 MHz motherboard clock.
• Can be cost effective in replacing a single
surface-mount crystal
•
•
•
•
•
•
•
•
•
Stored in the chip’s ROM is the ability to generate nine
different multiplication factors, allowing one chip to
output many common frequencies (see table on page
2).
This product is intended for clock generation. It has low
output jitter (variation in the output period), but input to
output skew and jitter are not defined or guaranteed.
For applications which require defined input to output
skew, use the ICS570B.
Can be driven by other 5xx series
Input crystal frequency of 5 - 27 MHz
Input clock frequency of 2 - 50 MHz
Output clock frequencies up to 160 MHz
Low jitter - 50 ps one sigma
Duty cycle of 45/55 up to 160 MHz
Operating voltages of 3.0 to 5.5V
25 mA drive capability at TTL levels
Advanced, low power CMOS process
Block Diagram
VDD
S1, S0
2
X1/ICLK
Crystal or
Clock input
X2
Optional crystal
capacitors
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
Crystal
OScillator
CLK
PLL Clock
Multiplier
Circuitry and
ROM
GND
1
ICS503
REV D 051310
ICS503
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
Pin Assignment
X1/ I CLK
1
8
X2
VDD
2
7
S1
GND
3
6
S0
REF
4
5
CLK
8 - p i n ( 1 5 0 mi l ) S OI C
Clock Decoding Table (MHz)
S1 S0
Multiplier
Typ. Input (MHz)
CLK (MHz)
Input Range (MHz) at 5.0 V
Input Range (MHz) at 3.3 V
0
0
10
10
100
2 < Input < 16
2 < Input < 16
0
M
16
10
160
2 < Input < 10
2 < Input < 6
0
1
1.1111
27
30
20 < Input < 50
20 < Input < 40
M
0
2.4444
14.31818
35
10 < Input < 50
10 < Input < 40
M
M
2.4164
14.31818
34.60
10 < Input < 50
10 < Input < 40
M
1
2.4
14.31818
34.36
10 < Input < 50
10 < Input < 40
1
0
5.5873
14.31818
80
14 < Input < 28
14 < Input < 18
1
M
1.1827
14.31818
16.934
14 < Input < 30
14 < Input < 30
1
1
4.1905
14.31818
60
5 < Input < 38
5 < Input < 24
0 = connect directly to ground
1 = connect directly to VDD
M = leave unconnected (floating)
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
2
ICS503
REV D 051310
ICS503
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
Pin Descriptions
Pin
Number
Pin
Name
Pin Type
1
XI/ICLK
Input
Crystal connection or clock input.
2
VDD
Power
Connect to +3.3 V or +5 V.
3
GND
Power
Connect to ground.
4
NC
—
5
CLK
Output
6
S0
Tri-level Input
Select 0 for output clock. Connect to GND or VDD or float.
7
S1
Tri-level Input
Select 1 for output clock. Connect to GND or VDD or float.
8
X2
Output
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
Pin Description
No connect. Do not connect anything to this pin.
Clock output per table above. Output frequency equals input
freuency times multiplier.
Crystal connection. Leave unconnected for clock input.
3
ICS503
REV D 051310
ICS503
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
External Components
Crystal Load Capacitors
The device crystal connections should include pads for
small capacitors from X1 to ground and from X2 to
ground. These capacitors are used to adjust the stray
capacitance of the board to match the nominally
required crystal load capacitance. Because load
capacitance can only be increased in this trimming
process, it is important to keep stray capacitance to a
minimum by using very short PCB traces (and no vias)
between the crystal and device. Crystal capacitors, if
needed, must be connected from each of the pins X1
and X2 to ground.
Decoupling Capacitor
As with any high-performance mixed-signal IC, the
ICS503 must be isolated from system power supply
noise to perform optimally.
A decoupling capacitor of 0.01µF must be connected
between VDD and GND. It must be connected close to
the ICS503 to minimize lead inductance. No external
power supply filtering is required for the ICS503.
Series Termination Resistor
The value (in pF) of these crystal caps should equal (CL
-12 pF)*2. In this equation, CL= crystal load capacitance
in pF. Example: For a crystal with a 16 pF load
capacitance, each crystal capacitor would be 8 pF
[(16-12) x 2] = 8.
A 33Ω terminating resistor can be used next to the CLK
pin. The total on-chip capacitance is approximately 12
pF. A parallel resonant, fundamental mode crystal
should be used.
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the ICS503. These ratings, which
are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the
device at these or any other conditions above those indicated in the operational sections of the
specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can
affect product reliability. Electrical parameters are guaranteed only over the recommended operating
temperature range.
Item
Rating
Supply Voltage, VDD
7V
All Inputs and Outputs
-0.5 V to VDD+0.5 V
Ambient Operating Temperature
0 to +70° C
Storage Temperature
-65 to +150° C
Soldering Temperature
260° C
Recommended Operation Conditions
Parameter
Min.
Typ.
Max.
Units
Ambient Operating Temperature
0
–
+70
°C
Power Supply Voltage (measured in respect to GND)
+3
+5.5
V
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
4
ICS503
REV D 051310
ICS503
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
DC Electrical Characteristics
VDD=5.0 V ±5% , Ambient temperature 0 to +70° C, unless stated otherwise
Parameter
Operating Voltage
Symbol
Conditions
VDD
Min.
Typ.
3
Max.
Units
5.5
V
Input High Voltage, ICLK only
VIH
ICLK (pin 1)
(VDD/2)+1 VDD/2
Input Low Voltage, ICLK only
VIL
ICLK (pin 1)
VDD/2
Input High Voltage
VIH
S0, S1
Input Mid Voltage
VIM
S1, S0
Input Low Voltage
VIL
S0, S1
Output High Voltage, CMOS high
VOH
IOH = -4 mA
VDD-0.4
V
Output High Voltage, CMOS high
VOH
IOH = -25 mA
2.4
V
Output Low Voltage
VOL
IOL = 25 mA
V
(VDD/2)-1
VDD-0.5
V
V
VDD/2
V
0.5
0.4
V
V
IDD Operating Supply Current, 14
MHz crystal
No load, 80 MHz
16
mA
Short Circuit Current
CLK output
+70
mA
Input Capacitance, S1, S0
Pins 6, 7
4
pF
AC Electrical Characteristics
VDD = 5.0V ±5%, Ambient Temperature 0 to +70° C, unless stated otherwise
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Input Frequency, crystal input
FIN
5
27
MHz
Input Frequency, clock input
FIN
2
50
MHz
FOUT
14
160
MHz
14
100
MHz
Output Frequency, VDD = 4.5 to 5.5V
Output Frequency, VDD = 3.0 to 3.6V
Output Clock Rise Time
tOR
0.8 to 2.0 V
1
ns
Output Clock Fall Time
tOF
2.0 to 8.0V
1
ns
Output Clock Duty Cycle
tOD
at VDD/2
Absolute Clock Period Jitter
tja
Deviation from
mean
One Sigma Clock Period Jitter
tjs
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
5
45
49-51
55
%
+100
ps
30
ps
ICS503
REV D 051310
ICS503
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Narrow Body)
Package dimensions are kept current with JEDEC Publication No. 95
Index
Area
E H
Pin 1
Symbol
Millimeters
Min
Max
Inches
Min
Max
A
A1
B
C
D
E
e
H
h
L
a
1.35
1.75
1.10
0.25
0.33
0.51
0.19
0.25
4.80
5.00
3.80
4.00
1.27 Basic
5.80
6.20
0.25
0.50
0.40
1.27
0°
8°
0.0532 0.0688
0.0040 0.0098
0.013
0.020
0.0075 0.0098
.1890
.1968
0.1497 0.1574
0.050 Basic
0.2284 0.2440
0.010
0.020
0.016
0.050
0°
8°
h x 45 0
D
A
Q
c
e
b
Ordering Information
Part / Order Number
Marking
Shipping packaging
Package
Temperature
503MLF
503MLFT
503MLF
503MLF
Tubes
Tape and Reel
8 pin SOIC
8 pin SOIC
0 to +70° C
0 to +70° C
“LF” denotes Pb-free packaging, RoHS compliant.
While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT)
assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result
from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial
applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary
environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any
circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or
critical medical instruments.
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
6
ICS503
REV D 051310
ICS503
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
Innovate with IDT and accelerate your future networks. Contact:
www.IDT.com
For Sales
For Tech Support
800-345-7015
408-284-8200
Fax: 408-284-2775
www.idt.com/go/clockhelp
Corporate Headquarters
Integrated Device Technology, Inc.
www.idt.com
© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device
Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered
trademarks used to identify products or services of their respective owners.
Printed in USA
IMPORTANT NOTICE AND DISCLAIMER
RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL
SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING
REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND
OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED,
INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible
for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3)
ensuring your application meets applicable standards, and any other safety, security, or other requirements. These
resources are subject to change without notice. Renesas grants you permission to use these resources only for
development of an application that uses Renesas products. Other reproduction or use of these resources is strictly
prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property.
Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims,
damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject
to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources
expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)
Corporate Headquarters
Contact Information
TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com
For further information on a product, technology, the most
up-to-date version of a document, or your nearest sales
office, please visit:
www.renesas.com/contact/
Trademarks
Renesas and the Renesas logo are trademarks of Renesas
Electronics Corporation. All trademarks and registered
trademarks are the property of their respective owners.
© 2020 Renesas Electronics Corporation. All rights reserved.