74VHCT238ATTR

74VHCT238A 3 TO 8 LINE DECODER ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5.5 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C COMPATIBLE WITH TTL OUTPUTS: VIH = 2V (MIN.), VIL = 0.8V (MAX) POWER DOWN PROTECTION ON INPUTS & OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC(OPR) = 4.5V to 5.5V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 238 IMPROVED LATCH-UP IMMUNITY DESCRIPTION The 74VHCT238A is an advanced high-speed CMOS 3 TO 8 LINE DECODER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. When the device is enabled, 3 binary select inputs (A, B, and C) determine which one of the outputs will go high. If enable input G1 is held low or either G2A or G2B is held high, decoding function is inhibited and all the 8 outputs go to low. SOP Table 1: Order Codes d o r P e t e l o t e l o T&R 74VHCT238AMTR 74VHCT238ATTR s b O The three enable inputs are provided to ease cascade connection and application of address decoders for memory systems. Power down protection is provided on all inputs and outputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V since all inputs are equipped with TTL threshold. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage. ) (s t c u u d o r P e PACKAGE SOP TSSOP ) s ( ct TSSOP s b O Figure 1: Pin Connection And IEC Logic Symbols December 2004 Rev. 3 1/12 74VHCT238A Figure 2: Input Equivalent Circuit Table 2: Pin Description PIN N° SYMBOL 1, 2, 3 4, 5 6 15, 14, 13, 12, 11, 10, 9, 7 8 16 A, B, C G2A, G2B G1 Y0 to Y7 GND VCC NAME AND FUNCTION Address Inputs Enable Inputs Enable Input Outputs Ground (0V) Positive Supply Voltage ) s ( ct Table 3: Truth Table u d o INPUTS OUTPUTS ENABLE G2B G2A G1 C B A Y0 Y1 Y2 Y3 X X H L L L L L L L L X H X L L L L L L L L L X X H H H H H H H H X X X L L L L H H H H X X X L L H H L L H H X X X L H L H L H L H L L L H L L L L L L L L L L L H L L L L L L L L L L L H L L L L L L L L L L L H L L L L Figure 3: Logic Diagram t e l o s b O This logic diagram has not be used to estimate propagation delays Y4 let o s b O ) s ( t c u d o r P e X : Don’t Care 2/12 r P e SELECT L L L L L L L H L L L Y5 Y6 Y7 L L L L L L L L H L L L L L L L L L L L H L L L L L L L L L L L H 74VHCT238A Table 4: Absolute Maximum Ratings Symbol VCC Parameter Value Unit Supply Voltage -0.5 to +7.0 V VI DC Input Voltage -0.5 to +7.0 V VO DC Output Voltage (see note 1) -0.5 to +7.0 V VO DC Output Voltage (see note 2) -0.5 to VCC + 0.5 V IIK DC Input Diode Current - 20 mA IOK DC Output Diode Current ± 20 mA IO DC Output Current ± 25 mA ± 50 ICC or IGND DC VCC or Ground Current Tstg Storage Temperature TL Lead Temperature (10 sec) ) s ( ct mA -65 to +150 300 °C °C u d o Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied 1) VCC = 0V 2) High or Low State Table 5: Recommended Operating Conditions Symbol VCC Parameter Supply Voltage VI Input Voltage VO Output Voltage (see note 1) VO Output Voltage (see note 2) Top Operating Temperature dt/dv s ( t c )- s b O Input Rise and Fall Time (see note 3) (VCC = 5.0 ± 0.5V) 1) VCC = 0V 2) High or Low State 3) VIN from 0.8V to 2V Value Unit 4.5 to 5.5 V 0 to 5.5 V 0 to 5.5 V t e l o r P e 0 to VCC V -55 to 125 °C 0 to 20 ns/V u d o r P e t e l o s b O 3/12 74VHCT238A Table 6: DC Specifications Test Condition Symbol VIH VIL VOH VOL II ICC +ICC IOPD Parameter Value TA = 25°C VCC (V) Min. High Level Input Voltage Low Level Input Voltage High Level Output Voltage 4.5 to 5.5 4.5 to 5.5 Typ. 2 -55 to 125°C Min. Min. Max. 2 0.8 Unit Max. 2 0.8 V 0.8 IO=-50 µA 4.4 4.5 IO=-8 mA 3.94 Low Level Output Voltage 4.5 IO=50 µA 0.1 0.1 0.1 4.5 IO=8 mA 0.36 0.44 0.55 Input Leakage Current Quiescent Supply Current Additional Worst Case Supply Current 0 to 5.5 VI = 5.5V or GND ± 0.1 ± 1.0 5.5 VI = VCC or GND 4 40 du 5.5 One Input at 3.4V, other input at VCC or GND 1.35 0 VOUT = 5.5V V 4.5 Output Leakage Current 4.5 0.0 ) (s Test Condition Parameter tPLH tPHL Propagation Delay Time A,B,C to Y tPLH tPHL Propagation Delay Time G1 to Y tPLH tPHL Propagation Delay Time G2A, G2B to Y r P e 5.0 50 s b O 5.0 5.0 5.0 5.0 5.0 od 15 50 15 50 15 t e l o t c u VCC (*) CL (V) (pF) Min. 4.4 4.4 3.8 3.7 b O V ± 1.0 o r P ) s ( ct V µA 40 µA 1.5 1.5 mA 5.0 5.0 µA ete l o s 0.5 Table 7: AC Electrical Characteristics (Input tr = tf = 3ns) Symbol Max. -40 to 85°C Value TA = 25°C -40 to 85°C -55 to 125°C Typ. Max. Min. Max. Min. Max. 5.5 7.0 5.4 6.9 5.7 8.1 10.1 8.1 10.1 8.1 1.0 1.0 1.0 1.0 1.0 9.5 11.5 9.5 11.5 9.5 1.0 1.0 1.0 1.0 1.0 9.5 11.5 9.5 11.5 9.5 7.2 10.1 1.0 11.5 1.0 11.5 Unit ns ns ns (*) Voltage range is 5.0V ± 0.5V Table 8: Capacitive Characteristics Test Condition Symbol Value TA = 25°C Parameter Min. Typ. Max. 10 CIN Input Capacitance 6 CPD Power Dissipation Capacitance (note 1) 37 -40 to 85°C -55 to 125°C Min. Min. Max. 10 Unit Max. 10 pF pF 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC 4/12 74VHCT238A Figure 4: Test Circuit ) s ( ct u d o r P e CL =15/50pF or equivalent (includes jig and probe capacitance) RT = ZOUT of pulse generator (typically 50Ω) t e l o Figure 5: Waveform - Propagation Delays For Inverting Outputs (f=1MHz; 50% duty cycle) ) (s s b O t c u d o r P e t e l o s b O 5/12 74VHCT238A Figure 6: Waveform - Propagation Delays For Non-inverting Outputs (f=1MHz; 50% duty cycle) ) s ( ct u d o r P e t e l o ) (s t c u d o r P e t e l o s b O 6/12 s b O 74VHCT238A SO-16 MECHANICAL DATA mm. DIM. MIN. inch TYP MAX. A MIN. TYP. a1 1.75 MAX. 0.1 0.068 0.25 a2 0.004 0.010 1.64 0.063 b 0.35 0.46 0.013 0.018 b1 0.19 0.25 0.007 0.010 C 0.5 c1 45° (typ.) D 9.8 10 0.385 E 5.8 6.2 0.228 e u d o 0.393 1.27 e3 ) s ( ct 0.019 Pr 0.050 e t e l 8.89 0.244 0.350 F 3.8 4.0 0.149 G 4.6 5.3 0.181 L 0.5 1.27 M 0.62 so 0.019 ) (s S b O 0.157 0.208 0.050 0.024 8° (max.) t c u d o r P e t e l o s b O 0016020D 7/12 74VHCT238A TSSOP16 MECHANICAL DATA mm. inch DIM. MIN. TYP A MAX. MIN. TYP. MAX. 1.2 A1 0.05 A2 0.8 b 0.047 0.15 0.002 0.004 0.006 1.05 0.031 0.039 0.041 0.19 0.30 0.007 c 0.09 0.20 0.004 D 4.9 5 5.1 0.193 E 6.2 6.4 6.6 0.244 E1 4.3 4.4 4.48 0.169 1 e K 0˚ L 0.45 A O ) 0.60 r P e 0.197 bs 8˚ 0.75 s ( t c u d o 0.0079 t e l o 0.65 BSC ) s ( ct 0.012 0.201 0.252 0.260 0.173 0.176 0.0256 BSC 0˚ 8˚ 0.018 0.024 0.030 u d o r P e A2 let A1 o s b b O e K c L E D E1 PIN 1 IDENTIFICATION 1 0080338D 8/12 74VHCT238A Tape & Reel SO-16 MECHANICAL DATA mm. inch DIM. MIN. TYP MAX. A MIN. TYP. MAX. 330 13.2 12.992 C 12.8 D 20.2 0.795 N 60 2.362 T 0.504 0.519 ) s ( ct 22.4 0.882 Ao 6.45 6.65 0.254 Bo 10.3 10.5 0.406 Ko 2.1 2.3 0.082 Po 3.9 4.1 0.153 P 7.9 8.1 0.311 ) (s 0.262 ro P e let so b O du 0.414 0.090 0.161 0.319 t c u d o r P e t e l o s b O 9/12 74VHCT238A Tape & Reel TSSOP16 MECHANICAL DATA mm. inch DIM. MIN. TYP MAX. A TYP. MAX. 330 13.2 12.992 C 12.8 D 20.2 0.795 N 60 2.362 T 0.504 0.519 ) s ( ct 22.4 0.882 Ao 6.7 6.9 0.264 Bo 5.3 5.5 0.209 Ko 1.6 1.8 0.063 Po 3.9 4.1 0.153 P 7.9 8.1 0.311 ) (s t c u d o r P e t e l o s b O 10/12 MIN. 0.272 ro P e let so b O du 0.217 0.071 0.161 0.319 74VHCT238A Table 9: Revision History Date Revision 16-Dec-2004 3 Description of Changes Order Codes Revision - pag. 1. ) s ( ct u d o r P e t e l o ) (s s b O t c u d o r P e t e l o s b O 11/12 74VHCT238A ) s ( ct u d o r P e t e l o ) (s s b O t c u d o r P e t e l o s b O Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners © 2004 STMicroelectronics - All Rights Reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com 12/12