0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
D1216ECMDXGJD-U

D1216ECMDXGJD-U

  • 厂商:

    KINGSTON(金士顿)

  • 封装:

    TFBGA96

  • 描述:

    96 BALL FBGA DDR3L 1866 2GB

  • 数据手册
  • 价格&库存
D1216ECMDXGJD-U 数据手册
KINGSTON.COM Kingston DDR3/3L DRAM for embedded applications Kingston DDR3/3L Kingston on-board DRAM is designed to meet the needs of embedded applications and offers a low-voltage option for lower power consumption. DDR3/3L Part Numbers and Specifications 30nm DDR3/3L Part Number Capacity Description Package Size Configuration (words x bits) Speed VDD, VDDQ Operating Temperature D1216ECMDXGJD 2Gb 96 ball FBGA DDR3/3L I-Temp 7.5x13.5x1.2 128Mx16 1866 Mbps 1.35V 0°C ~ +95°C D2568ECMDPGJD 2Gb 78 ball FBGA DDR3/3L I-Temp 7.5x13.5x1.2 256Mx8 1866 Mbps 1.35V 0°C ~ +95°C D2516ECMDXGJD 4Gb 96 ball FBGA DDR3L 7.5x13.5x1.2 256Mx16 1866 Mbps 1.35V* 0°C ~ +95°C D5128ECMDPGJD 4Gb 78 ball FBGA DDR3L 7.5x10.6x1.2 512Mx8 1866 Mbps 1.35V* 0°C ~ +95°C D2516ECMDXGME 4Gb 96 ball FBGA DDR3L 7.5x13.5x1.2 256Mx16 2133 Mbps 1.35V* 0°C ~ +95°C *Backward compatible to 1.5V VDD, VDDQ Key Features • Double-data-rate architecture: two data transfers per clock cycle • The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture • Bi-directional differential data strobe (DOS and /DQS) is transmitted/received with data for capturing data at the receiver • DOS is edge-aligned with data for READS; center-aligned with data for WRITES • Differential clock inputs (CK and /CK) • DLL aligns DQ and DOS transitions with CK transitions • Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS • Data mask (DM) for write data • Posted /CAS by programmable additive latency for better command and data bus efficiency • On-Die Termination (ODD for better signal quality — Synchronous ODT — Dynamic CDT — Asynchronous ODT • Multi Purpose Register (MPR) for pre-defined pattern read out • ZQ calibration for DO drive and ODT • Programmable Partial Array Self-Refresh (PASR) • RESET pin for Power-up sequence and reset function • SRT range: Normal/extended • Programmable Output driver impedance control THIS DOCUMENT SUBJECT TO CHANGE WITHOUT NOTICE ©2020 Kingston Technology Corporation, 17600 Newhope Street, Fountain Valley, CA 92708 USA. All rights reserved. All trademarks and registered trademarks are the property of their respective owners.  MKF-585.2US
D1216ECMDXGJD-U 价格&库存

很抱歉,暂时无法提供与“D1216ECMDXGJD-U”相匹配的价格&库存,您可以联系我们找货

免费人工找货
D1216ECMDXGJD-U
    •  国内价格 香港价格
    • 5+18.183085+2.20551
    • 25+18.0981225+2.19521
    • 75+18.0977175+2.19516
    • 200+18.09731200+2.19511
    • 500+18.09691500+2.19506

    库存:0