Data Sheet
April 2012
DS3105
Line Card Timing IC
General Description
The DS3105 is a low-cost, feature-rich timing IC for
telecom line cards. Typically, the device accepts two
reference clocks from dual redundant system timing
cards. The DS3105 continually monitors both inputs
and performs automatic hitless reference switching if
the primary reference fails. The highly programmable
DS3105 supports numerous input and output
frequencies including frequencies required for
SONET/SDH, Synchronous Ethernet (1G, 10G, and
100Mbps), wireless base stations, and CMTS
systems. PLL bandwidths from 18Hz to 400Hz are
supported, and a wide variety of PLL characteristics
and device features can be configured to meet the
needs of many different applications.
Features
♦
Advanced DPLL Technology
♦
♦
♦
♦
♦
Five Input Clocks
♦
♦
♦
♦
♦
♦
The DS3105 register set is backward compatible with
Semtech’s ACS8525 line card timing IC. The DS3105
pinout is similar but not identical to the ACS8525.
Applications
SONET/SDH, Synchronous Ethernet, PDH, and
Other Line Cards in WAN Equipment Including
MSPPs, Ethernet Switches, Routers, DSLAMs,
and Wireless Base Stations
♦
PART
DS3105LN
DS3105LN+
TEMP RANGE
PIN-PACKAGE
-40°C to +85°C
64 LQFP
64 LQFP
-40°C to +85°C
+Denotes a lead(Pb)-free/RoHS-compliant package.
♦
Two CMOS/TTL Inputs (≤ 125MHz)
Two LVDS/LVPECL/CMOS/TTL (≤ 156.25MHz)
Backup Input (CMOS/TLL) in Case of Complete
Loss of System Timing References
Three Optional Frame-Sync Inputs (CMOS/TTL)
Continuous Input Clock Quality Monitoring
Numerous Input Clock Frequencies Supported
Ethernet xMII: 2.5, 25, 125, 156.25MHz
SONET/SDH: 6.48, N x 19.44, N x 51.84MHz
PDH: N x DS1, N x E1, N x DS2, DS3, E3
Frame Sync: 2kHz, 4kHz, 8kHz
Custom Clock Rates: Any Multiple of 2kHz Up to
131.072MHz, Any Multiple of 8kHz Up to
155.52MHz
Two Output Clocks
♦
♦
♦
♦
Ordering Information
Programmable PLL Bandwidth: 18Hz to 400Hz
Hitless Reference Switching, Automatic or Manual
Holdover on Loss of All Input References
Frequency Conversion Among SONET/SDH,
PDH, Ethernet, Wireless, and CMTS Rates
One CMOS/TTL Output (≤ 125MHz)
One LVDS/LVPECL Output (≤ 312.50MHz)
Two Optional Frame-Sync Outputs: 2kHz, 8kHz
Numerous Output Clock Frequencies Supported
Ethernet xMII: 2.5, 25, 125, 156.25, 312.5MHz
SONET/SDH: 6.48, N x 19.44, N x 51.84MHz
PDH: N x DS1, N x E1, N x DS2, DS3, E3
Other: 10, 10.24, 13, 30.72MHz
Frame Sync: 2kHz, 8kHz
Custom Clock Rates: Any Multiple of 2kHz Up to
77.76MHz, Any Multiple of 8kHz Up to
311.04MHz, Any Multiple of 10kHz Up to
388.79MHz
General
♦
♦
♦
♦
♦
Suitable Line Card IC for Stratum 3/3E/4, SMC,
SEC
Internal Compensation for Master Clock Oscillator
SPI™ Processor Interface
1.8V Operation with 3.3V I/O (5V Tolerant)
Industrial Operating Temperature Range
1
DS3105
Table of Contents
1.
STANDARDS COMPLIANCE ....................................................................................................... 6
2.
APPLICATION EXAMPLE ............................................................................................................ 7
3.
BLOCK DIAGRAM ........................................................................................................................ 8
4.
DETAILED DESCRIPTION............................................................................................................ 9
5.
DETAILED FEATURES ............................................................................................................... 11
5.1
5.2
5.3
5.4
5.5
5.6
INPUT CLOCK FEATURES ............................................................................................................ 11
T0 DPLL FEATURES ................................................................................................................... 11
T4 DPLL FEATURES ................................................................................................................... 11
OUTPUT APLL FEATURES ........................................................................................................... 12
OUTPUT CLOCK FEATURES ......................................................................................................... 12
GENERAL FEATURES .................................................................................................................. 12
6.
PIN DESCRIPTIONS ................................................................................................................... 13
7.
FUNCTIONAL DESCRIPTION .................................................................................................... 18
7.1
7.2
7.3
7.4
OVERVIEW ................................................................................................................................. 18
DEVICE IDENTIFICATION AND PROTECTION ................................................................................... 19
LOCAL OSCILLATOR AND MASTER CLOCK CONFIGURATION ........................................................... 19
INPUT CLOCK CONFIGURATION .................................................................................................... 19
7.4.1
7.4.2
7.5
INPUT CLOCK MONITORING ......................................................................................................... 21
7.5.1
7.5.2
7.5.3
7.6
T0 DPLL State Machine ....................................................................................................................... 26
T4 DPLL State Machine ....................................................................................................................... 29
Bandwidth ............................................................................................................................................ 29
Damping Factor .................................................................................................................................... 30
Phase Detectors ................................................................................................................................... 30
Loss-of-Lock Detection ........................................................................................................................ 31
Phase Build-Out ................................................................................................................................... 31
Input to Output (Manual) Phase Adjustment ........................................................................................ 32
Phase Recalibration ............................................................................................................................. 32
Frequency and Phase Measurement ................................................................................................... 33
Input Jitter Tolerance ........................................................................................................................... 34
Jitter Transfer ....................................................................................................................................... 34
Output Jitter and Wander ..................................................................................................................... 34
OUTPUT CLOCK CONFIGURATION ................................................................................................ 35
7.8.1
7.8.2
7.9
Priority Configuration............................................................................................................................ 22
Automatic Selection Algorithm ............................................................................................................. 23
Forced Selection .................................................................................................................................. 23
Ultra-Fast Reference Switching ........................................................................................................... 24
External Reference Switching Mode .................................................................................................... 24
Output Clock Phase Continuity During Reference Switching .............................................................. 24
DPLL ARCHITECTURE AND CONFIGURATION ................................................................................ 25
7.7.1
7.7.2
7.7.3
7.7.4
7.7.5
7.7.6
7.7.7
7.7.8
7.7.9
7.7.10
7.7.11
7.7.12
7.7.13
7.8
Frequency Monitoring .......................................................................................................................... 21
Activity Monitoring ................................................................................................................................ 21
Selected Reference Activity Monitoring ............................................................................................... 22
INPUT CLOCK PRIORITY, SELECTION, AND SWITCHING .................................................................. 22
7.6.1
7.6.2
7.6.3
7.6.4
7.6.5
7.6.6
7.7
Signal Format Configuration ................................................................................................................ 19
Frequency Configuration ...................................................................................................................... 20
Signal Format Configuration ................................................................................................................ 35
Frequency Configuration ...................................................................................................................... 35
FRAME AND MULTIFRAME ALIGNMENT.......................................................................................... 44
2
DS3105
7.9.1
7.9.2
7.9.3
7.9.4
7.9.5
7.9.6
7.9.7
7.10
7.11
7.12
7.13
8.
Enable and SYNCn Pin Selection ........................................................................................................ 44
Sampling .............................................................................................................................................. 45
Resampling .......................................................................................................................................... 45
Qualification ......................................................................................................................................... 45
Output Clock Alignment ....................................................................................................................... 45
Frame-Sync Monitor............................................................................................................................. 46
Other Configuration Options ................................................................................................................ 46
MICROPROCESSOR INTERFACE ................................................................................................ 46
RESET LOGIC .......................................................................................................................... 49
POWER-SUPPLY CONSIDERATIONS .......................................................................................... 49
INITIALIZATION......................................................................................................................... 49
REGISTER DESCRIPTIONS ....................................................................................................... 50
8.1
8.2
8.3
8.4
STATUS BITS .............................................................................................................................. 50
CONFIGURATION FIELDS ............................................................................................................. 50
MULTIREGISTER FIELDS .............................................................................................................. 50
REGISTER DEFINITIONS .............................................................................................................. 51
JTAG TEST ACCESS PORT AND BOUNDARY SCAN............................................................ 104
9.1
9.2
9.3
9.4
JTAG DESCRIPTION ................................................................................................................. 104
JTAG TAP CONTROLLER STATE MACHINE DESCRIPTION ........................................................... 105
JTAG INSTRUCTION REGISTER AND INSTRUCTIONS .................................................................... 107
JTAG TEST REGISTERS ............................................................................................................ 108
9.
10.
ELECTRICAL CHARACTERISTICS ......................................................................................... 109
10.1
10.2
10.3
10.4
10.5
10.6
DC CHARACTERISTICS .......................................................................................................... 109
INPUT CLOCK TIMING............................................................................................................. 113
OUTPUT CLOCK TIMING ......................................................................................................... 113
SPI INTERFACE TIMING.......................................................................................................... 114
JTAG INTERFACE TIMING ...................................................................................................... 116
RESET PIN TIMING ................................................................................................................ 117
11.
PIN ASSIGNMENTS.................................................................................................................. 118
12.
PACKAGE INFORMATION ....................................................................................................... 120
13.
THERMAL INFORMATION ....................................................................................................... 121
14.
ACRONYMS AND ABBREVIATIONS ....................................................................................... 122
15.
DATA SHEET REVISION HISTORY ......................................................................................... 123
3
DS3105
List of Figures
Figure 2-1. Typical Application Example ..................................................................................................................... 7
Figure 3-1. Block Diagram ........................................................................................................................................... 8
Figure 7-1. DPLL Block Diagram ............................................................................................................................... 25
Figure 7-2. T0 DPLL State Transition Diagram ......................................................................................................... 27
Figure 7-3. FSYNC 8kHz Options.............................................................................................................................. 43
Figure 7-4. SPI Clock Phase Options ........................................................................................................................ 48
Figure 7-5. SPI Bus Transactions .............................................................................................................................. 48
Figure 9-1. JTAG Block Diagram ............................................................................................................................. 104
Figure 9-2. JTAG TAP Controller State Machine .................................................................................................... 106
Figure 10-1. Recommended Termination for LVDS Pins ........................................................................................ 111
Figure 10-2. Recommended Termination for LVPECL Signals on LVDS Input Pins .............................................. 111
Figure 10-3. Recommended Termination for LVPECL-Compatible Output Pins .................................................... 112
Figure 10-4. SPI Interface Timing Diagram ............................................................................................................. 115
Figure 10-5. JTAG Timing Diagram ......................................................................................................................... 116
Figure 10-6. Reset Pin Timing Diagram .................................................................................................................. 117
Figure 11-1. Pin Assignment Diagram ..................................................................................................................... 119
4
DS3105
List of Tables
Table 1-1. Applicable Telecom Standards ................................................................................................................... 6
Table 6-1. Input Clock Pin Descriptions .................................................................................................................... 13
Table 6-2. Output Clock Pin Descriptions .................................................................................................................. 13
Table 6-3. Global Pin Descriptions ............................................................................................................................ 14
Table 6-4. SPI Bus Mode Pin Descriptions ............................................................................................................... 16
Table 6-5. JTAG Interface Pin Descriptions .............................................................................................................. 16
Table 6-6. Power-Supply Pin Descriptions ................................................................................................................ 17
Table 7-1. Input Clock Capabilities ............................................................................................................................ 20
Table 7-2. Locking Frequency Modes ....................................................................................................................... 20
Table 7-3. Default Input Clock Priorities .................................................................................................................... 23
Table 7-4. Damping Factors and Peak Jitter/Wander Gain ....................................................................................... 30
Table 7-5. T0 DPLL Adaptation for the T4 DPLL Phase Measurement Mode .......................................................... 34
Table 7-6. Output Clock Capabilities ......................................................................................................................... 35
Table 7-7. Digital1 Frequencies ................................................................................................................................. 37
Table 7-8. Digital2 Frequencies ................................................................................................................................. 37
Table 7-9. APLL Frequency to Output Frequencies (T0 APLL and T4 APLL) .......................................................... 38
Table 7-10. T0 APLL Frequency Configuration ......................................................................................................... 38
Table 7-11. T0 APLL2 Frequency Configuration ....................................................................................................... 38
Table 7-12. T4 APLL Frequency Configuration ......................................................................................................... 39
Table 7-13. OC3 and OC6 Output Frequency Selection ........................................................................................... 39
Table 7-14. Standard Frequencies for Programmable Outputs ................................................................................ 40
Table 7-15. T0CR1.T0FREQ Default Settings .......................................................................................................... 42
Table 7-16. T4CR1.T4FREQ Default Settings .......................................................................................................... 42
Table 7-17. OC6 Default Frequency Configuration ................................................................................................... 42
Table 7-18. OC3 Default Frequency Configuration ................................................................................................... 43
Table 7-19. External Frame-Sync Mode and Source ................................................................................................ 45
Table 8-1. Register Map ............................................................................................................................................ 51
Table 9-1. JTAG Instruction Codes ......................................................................................................................... 107
Table 9-2. JTAG ID Code ........................................................................................................................................ 108
Table 10-1. Recommended DC Operating Conditions ............................................................................................ 109
Table 10-2. DC Characteristics ................................................................................................................................ 109
Table 10-3. CMOS/TTL Pins ................................................................................................................................... 110
Table 10-4. LVDS/LVPECL Input Pins .................................................................................................................... 110
Table 10-5. LVDS Output Pins ................................................................................................................................ 110
Table 10-6. LVPECL Level-Compatible Output Pins ............................................................................................... 111
Table 10-7. Input Clock Timing ................................................................................................................................ 113
Table 10-8. Input Clock to Output Clock Delay ....................................................................................................... 113
Table 10-9. Output Clock Phase Alignment, Frame-Sync Alignment Mode............................................................ 113
Table 10-10. SPI Interface Timing ........................................................................................................................... 114
Table 10-11. JTAG Interface Timing........................................................................................................................ 116
Table 10-12. Reset Pin Timing ................................................................................................................................ 117
Table 11-1. Pin Assignments Sorted by Signal Name............................................................................................. 118
Table 13-1. LQFP Package Thermal Properties, Natural Convection..................................................................... 121
Table 13-2. LQFP Theta-JA (θJA) vs. Airflow ........................................................................................................... 121
5
DS3105
1.
Standards Compliance
Table 1-1. Applicable Telecom Standards
SPECIFICATION
ANSI
T1.101
TIA/EIA-644-A
ETSI
EN 300 417-6-1
EN 300 462-3-1
EN 300 462-5-1
IEEE
IEEE 1149.1
ITU-T
G.783
G.813
G.823
G.824
G.825
G.8261
G.8262
TELCORDIA
GR-253-CORE
GR-1244-CORE
SPECIFICATION TITLE
Synchronization Interface Standard, 1999
Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits, 2001
Transmission and Multiplexing (TM); Generic requirements of transport functionality of
equipment; Part 6-1: Synchronization layer functions, v1.1.3 (1999-05)
Transmission and Multiplexing (TM); Generic requirements for synchronization networks; Part
3-1: The control of jitter and wander within synchronization networks, v1.1.1 (1998-05)
Transmission and Multiplexing (TM); Generic requirements for synchronization networks; Part
5-1: Timing characteristics of slave cocks suitable for operation in Synchronous Digital
Hierarchy (SDH) Equipment, v1.1.2 (1998-05)
Standard Test Access Port and Boundary-Scan Architecture, 1990
Characteristics of synchronous digital hierarchy (SDH) equipment functional blocks (10/2000
plus Amendment 1 06/2002 and Corrigendum 2 03/2003)
Timing characteristics of SDH equipment slave clocks (SEC) (03/2003)
The control of jitter and wander within digital networks which are based on the 2048 kbit/s
hierarchy (03/2000)
The control of jitter and wander within digital networks which are based on the 1544 kbit/s
hierarchy (03/2000)
The control of jitter and wander within digital networks which are based on the synchronous
digital hierarchy (SDH) (03/2000)
Timing and synchronization aspects in packet networks (05/2006, prepublished)
Timing characteristics of synchronous Ethernet equipment slave clock (EEC) (08/2007,
prepublished)
SONET Transport Systems: Common Generic Criteria, Issue 3, September 2000
Clocks for the Synchronized Network: Common Generic Criteria, Issue 2, December 2000
6
DS3105
2.
Application Example
Figure 2-1. Typical Application Example
prog. bandwidth,
phase build-out,
holdover, etc.
DS3105
From Master Timing Card
From Slave Timing Card
19.44 MHz
19.44 MHz
IC3
IC4
Input Clock
Selector,
Divider,
Monitor
T0 DPLL
Output
Clock
Synthesizer
and Selector
19.44 MHz
OC3
OC6 155.52MHz differential
To SONET/SDH framers,
Clock Multiplying APLLs, etc.
on the Line Card
XO or
TCXO
7
DS3105
3.
Block Diagram
Figure 3-1. Block Diagram
T4 DPLL
(phase/freq.
measurement)
Input
Clock
Selector,
Divider
and
Monitor
SYNC1
SYNC2
SYNC3/ O3F0
JTAG
(Filtering, Holdover,
Hitless Switching,
Frequency Conversion)
Microprocessor Port
(SPI Serial)
and HW Control and Status Pins
RST*
TEST
JTRST*
JTMS
JTCLK
JTDI
JTDO
T0 DPLL
INTREQ / SRFAIL
SRCSW
SONSDH / GPIO4
O6F[2:0] / GPIO[3:1]
O3F[1] / SRFAIL
O3F[2] / LOCK
IC9
PLL Bypass
CPHA
CS
SCLK
SDI
SDO
IC3
IC4
IC5 POS/NEG
IC6 POS/NEG
Output
Clock
Synthesizer
and
Selector
OC3
OC6 POS/NEG
(Muxes,
7 DFS Blocks,
3 APLLs,
Output Dividers)
Master Clock
Generator
FSYNC
MFSYNC
DS3105
REFCLK
Local
Oscillator
See Figure 7-1 for a detailed view of the T0 and T4 DPLLs and the Output Clock Synthesizer and Selector block.
8
DS3105
4.
Detailed Description
Figure 3-1 illustrates the blocks described in this section and how they relate to one another. Section 5 provides a
detailed feature list.
The DS3105 is a complete line card timing IC. At the core of this device are two digital phase-locked loops (DPLLs)
1
labeled T0 and T4 . DPLL technology makes use of digital-signal processing (DSP) and digital-frequency synthesis
(DFS) techniques to implement PLLs that are precise, flexible, and have consistent performance over voltage,
temperature, and manufacturing process variations. The DS3105’s DPLLs are digitally configurable for input and
output frequencies, loop bandwidth, damping factor, pull-in/hold-in range, and a variety of other factors. Both
DPLLs can directly lock to many common telecom frequencies and also can lock at 8kHz to any multiple of 8kHz
up to 156.25MHz. The DPLLs can also tolerate and filter significant amounts of jitter and wander.
In typical line card applications, the T0 DPLL takes reference clock signals from two redundant system timing
cards, monitors both, selects one, and uses that reference to produce a variety of clocks that are needed to time
the outgoing traffic interfaces of the line card (SONET/SDH, Synchronous Ethernet, etc.). To perform this role in a
variety of systems with diverse performance requirements, the T0 DPLL has a sophisticated feature set and is
highly configurable. T0 can automatically transition among free-run, locked, and holdover states without software
intervention. In free-run, T0 generates a stable, low-noise clock with the same frequency accuracy as the external
oscillator connected to the REFCLK pin. With software calibration the DS3105 can even improve the accuracy to
within ±0.02ppm. When at least one input reference clock has been validated, T0 transitions to the locked state in
which its output clock accuracy is equal to the accuracy of the input reference. While in the locked state, T0
acquires an average frequency value to use as the holdover frequency. When its selected reference fails, T0 can
very quickly detect the failure and enter the holdover state to avoid affecting its output clock. From holdover it can
automatically switch to another input reference, again without affecting its output clock (hitless switching).
Switching among input references can be either revertive or nonrevertive. When all input references are lost, T0
stays in holdover in which it generates a stable low-noise clock with initial frequency accuracy equal to its stored
holdover value and drift performance determined by the quality of the external oscillator. T0 can also perform
phase build-outs and fine-granularity output clock phase adjustments.
In the DS3105 the T4 DPLL can only be used as an optional clock monitoring block. T4 can be directed to lock to
an input clock and can measure the frequency of the input clock or the phase difference between two input clocks.
At the front end of the T0 DPLL is the Input Clock Selector, Divider, and Monitor (ICSDM) block. This block
continuously monitors as many as 5 different input clocks of various frequencies for activity and coarse frequency
accuracy. In addition, ICSDM maintains an input clock priority table for the T0 DPLL, and can automatically select
and provide the highest priority valid clock to T0 without any software intervention. The ICSDM block can also
divide the selected clock down to a lower rate as needed by the DPLL.
The Output Clock Synthesizer and Selector (OCSS) block shown in Figure 3-1 and in more detail in Figure 7-1
contains three output APLLs—T0 APLL, T0 APLL2, and T4 APLL—and their associated DFS engines and output
divider logic plus several additional DFS engines. The APLL DFS blocks perform frequency translation, creating
clocks of other frequencies that are phase/frequency locked to the output clock of the associated DPLL. The APLLs
multiply the clock rates from the APLL DFS blocks and simultaneously attenuate jitter. Altogether the output blocks
of the DS3105 can produce more than 90 different output frequencies including common SONET/SDH, PDH, and
Synchronous Ethernet rates plus 2kHz and 8kHz frame-sync pulses. Note that in the DS3105 the T4 APLL and its
DFS engine are hardwired to the T0 DPLL and cannot be connected to the T4 DPLL.
The entire chip is clocked from the external oscillator connected to the REFCLK pin. Thus, the free-run and
holdover stability of the DS3105 is entirely a function of the stability of the external oscillator, the performance of
which can be selected to match the application: XO or TCXO. The 12.8MHz clock from the external oscillator is
1
These names are adapted from output ports of the SETS function specified in ITU-T and ETSI standards such as ETSI EN 300 462-2-1.
Although strictly speaking these names are appropriate only for timing card ICs such as the DS3100 that can serve as the SETS function, the
names have been carried over to the DS3105 so that all of the products in Maxim’s timing IC product line have consistent nomenclature.
9
DS3105
multiplied by 16 by the Master Clock Generator block to create the 204.8MHz master clock used by the remainder
of the device.
10
DS3105
5.
Detailed Features
5.1
Input Clock Features
•
•
•
•
•
•
5.2
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
5.3
•
•
•
•
•
•
•
•
Five input clocks: three CMOS/TTL (≤ 125MHz) and two LVDS/LVPECL/CMOS/TTL (≤ 156.25MHz)
CMOS/TTL input clocks accept any multiple of 2kHz up to 125MHz
LVDS/LVPECL inputs accept any multiple of 2kHz up to 131.072MHz, any multiple of 8kHz up to
155.52MHz plus 156.25MHz
All input clocks are constantly monitored by programmable activity monitors
Fast activity monitor can disqualify the selected reference after two missing clock cycles
Three optional 2/4/8kHz frame-sync inputs for frame-sync signals from master and slave timing cards and
an optional backup timing source
T0 DPLL Features
High-resolution DPLL plus three low-jitter output APLLs
Sophisticated state machine automatically transitions between free-run, locked, and holdover states
Revertive or nonrevertive reference selection algorithm
Programmable bandwidth from 18Hz to 400Hz
Separately configurable acquisition bandwidth and locked bandwidth
Programmable damping factor to balance lock time with peaking: 1.2, 2.5, 5, 10, or 20
Multiple phase detectors: phase/frequency, early/late, and multicycle
Phase/frequency locking (±360° capture) or nearest edge phase locking (±180° capture)
Multicycle phase detection and locking (up to ±8191UI) improves jitter tolerance and lock time
Phase build-out in response to reference switching
Less than 5ns output clock phase transient during phase build-out
Output phase adjustment up to ±200ns in 6ps steps with respect to selected input reference
High-resolution frequency and phase measurement
Holdover frequency averaging over 1 second interval
Fast detection of input clock failure and transition to holdover mode
Low-jitter frame sync (8kHz) and multiframe sync (2kHz) aligned with output clocks
T4 DPLL Features
High-resolution DPLL can be used to monitor inputs
Programmable bandwidth from 18Hz to 70Hz
Programmable damping factor to balance lock time with peaking: 1.2, 2.5, 5, 10, or 20
Multiple phase detectors: phase/frequency, early/late, and multicycle
Phase/frequency locking (±360° capture) or nearest edge phase locking (±180° capture)
Multicycle phase detection and locking (up to ±8191UI) improves jitter tolerance and lock time
Phase detector can be used to measure phase difference between two input clocks
High-resolution frequency and phase measurement
11
DS3105
5.4
•
•
•
•
5.5
•
•
•
•
•
5.6
•
•
•
•
Output APLL Features
Three separate clock-multiplying, jitter attenuating APLLs can simultaneously produce SONET/SDH rates,
Fast/Gigabit Ethernet rates, and 10G Ethernet rates, all locked to a common reference clock
The T0 APLL has frequency options suitable for N x 19.44MHz, N x DS1, N x E1, N x 25MHz, and
N x 62.5MHz
The T4 APLL has frequency options suitable for N x 19.44MHz, N x DS1, N x E1, N x DS2, DS3, E3,
N x 10MHz, N x 10.24MHz, N x 13MHz, N x 25MHz, and N x 62.5MHz
The T0 APLL2 produces 312.5MHz for 10G Synchronous Ethernet applications
Output Clock Features
Two output clocks: one CMOS/TTL (≤ 125MHz) and one LVDS/LVPECL (≤ 312.50MHz)
Output clock rates include 2kHz, 8kHz, N x DS1, N x E1, DS2, DS3, E3, 6.48MHz, 19.44MHz, 38.88MHz,
51.84MHz, 77.76MHz, 155.52MHz, 311.04MHz, 2.5MHz, 25MHz, 125MHz, 156.25MHz, 312.50MHz,
10MHz, 10.24MHz, 13MHz, 30.72MHz, and various multiples and submultiples of these rates
Custom clock rates also available: any multiple of 2kHz up to 77.76MHz, any multiple of 8kHz up to 311.04MHz,
and any multiple of 10kHz up to 388.79MHz
All outputs have < 1ns peak-to-peak output jitter; outputs from APLLs have < 0.5ns peak-to-peak
8kHz frame-sync and 2kHz multiframe-sync outputs have programmable polarity and pulse width, and can
be disciplined by a 2kHz or 8kHz sync input
General Features
Operates from a single external 12.800MHz local oscillator (XO or TCXO)
SPI serial microprocessor interface
Four general-purpose I/O pins
Register set can be write protected
12
DS3105
6.
Pin Descriptions
Table 6-1. Input Clock Pin Descriptions
(1)
PIN NAME
(2)
TYPE
REFCLK
I
IC3
IPD
IC4
IPD
IC5POS,
IC5NEG
IDIFF
IC6POS,
IC6NEG
IDIFF
IC9
IPD
SYNC1
IPD
SYNC2
IPD
SYNC3/O3F0
PIN DESCRIPTION
Reference Clock. Connect to a 12.800MHz, high-accuracy, high-stability, low-noise local
oscillator (XO or TCXO). See Section 7.3.
Input Clock 3. CMOS/TTL. Programmable frequency (default 8kHz). This input can be
associated with the SYNC1 pin.
Input Clock 4. CMOS/TTL. Programmable frequency (default 8kHz). This input can be
associated with the SYNC2 pin.
Input Clock 5. LVDS/LVPECL or CMOS/TTL. Programmable frequency (default 19.44MHz).
LVDS/LVPECL: See Table 10-4, Figure 10-1, and Figure 10-2.
CMOS/TTL: Bias IC5NEG to 1.4V and connect the single-ended signal to IC5POS.
If not used these pins should be left unconnected (one input is internally pulled high and the
other internally pulled low). This input can be associated with the SYNC1 pin.
Input Clock 6. LVDS/LVPECL or CMOS/TTL. Programmable frequency (default 19.44 MHz).
LVDS/LVPECL: See Table 10-4, Figure 10-1, and Figure 10-2.
CMOS/TTL: Bias IC6NEG to 1.4V and connect the single-ended signal to IC6POS.
If not used these pins should be left unconnected (one input is internally pulled high and the
other internally pulled low). This input can be associated with the SYNC2 pin.
Input Clock 9. CMOS/TTL. Programmable frequency (default 19.44MHz). This input can be
associated with the SYNC3 pin.
Frame-Sync 1 Input. 2kHz, 4kHz, or 8kHz.
FSCR3:SOURCE ! = 11XX. This pin is the external frame-sync input associated with any input
pin using the FSCR3:SOURCE field.
FSCR3:SOURCE = 11XX. This pin is the external frame-sync signal associated with IC3 or
IC5, depending on which one is currently selected and the setting of FSCR1.SYNCSRC[1:0].
Frame-Sync 2 Input. 2kHz, 4kHz, or 8kHz.
FSCR3:SOURCE ! = 11XX. This pin is not used for the external frame-sync signal.
FSCR3:SOURCE = 11XX. This pin is the external frame-sync signal associated with IC4 or
IC6, depending on which one is currently selected and the setting of FSCR1.SYNCSRC[1:0].
Frame-Sync 3 Input/OC3 Frequency Select 0. 2kHz, 4kHz, or 8kHz. This pin is sampled
when the RST pin goes high and the value is used as O3F0, which, together with O3F2 and
O3F1, sets the default frequency of the OC3 output clock pin. See Table 7-18. After RST goes
high, this pin becomes the SYNC3 input pin (2kHz, 4kHz, or 8kHz) associated with IC9. It is
only used as SYNC3 when FSCR2.SOURCE = 11XX.
IPU
Table 6-2. Output Clock Pin Descriptions
(1)
PIN NAME
(2)
TYPE
OC3
O
OC6POS,
OC6NEG
ODIFF
FSYNC
O3
MFSYNC
O3
PIN DESCRIPTION
Output Clock 3. CMOS/TTL. Programmable frequency. Default frequency selected by
O3F[2:0] pins when the RST pin goes high, 19.44MHz if O3F[2:0] pins left open.See Table
7-18.
Output Clock 6. LVDS/LVPECL. Programmable frequency. Default frequency selected by
O6F[2:0] pins when the RST pin goes high, 38.88MHz if O6F[2:0] pins left open. The output
mode is selected by MCR8.OC6SF[1:0]. See Table 10-5, Table 10-6, Figure 10-1, and Figure
10-3.
8kHz FSYNC. CMOS/TTL. 8kHz frame sync or clock (default 50% duty cycle clock,
noninverted). The pulse polarity and width are selectable using FSCR1.8KINV and
FSCR1.8KPUL.
2kHz MFSYNC. CMOS/TTL. 2kHz frame sync or clock (default 50% duty cycle clock,
noninverted). The pulse polarity and width are selectable using FSCR1.2KINV and
FSCR1.2KPUL.
13
DS3105
Table 6-3. Global Pin Descriptions
(1)
PIN NAME
(2)
TYPE
RST
IPU
SRCSW
IPD
TEST
IPD
O3F1/SRFAIL
O3F2/LOCK
O6F0/GPIO1
O6F1/GPIO2
O6F2 GPIO3
SONSDH/
GPIO4
PIN DESCRIPTION
Reset (Active Low). When this global asynchronous reset is pulled low, all internal circuitry is
reset to default values. The device is held in reset as long as RST is low. RST should be held
low for at least two REFCLK cycles after the external oscillator has stabilized and is providing
valid clock signals.
Source Switching. Fast source-switching control input. See Section 7.6.5. The value of this pin
is latched into MCR10:EXTSW when RST goes high. After RST goes high this pin can be used
to select between IC3/IC5 and IC4/IC6, if enabled.
Factory Test Mode Select. Wire this pin to VSS for normal operation.
IOPU
OC3 Frequency Select 1/SRFAIL Status Pin. This pin is sampled when the RST pin goes high
and the value is used as O3F1, which, together with O3F2 and O3F0, sets the default
frequency of the OC3 output clock pin. See Table 7-18. After RST goes high, if MCR10:SRFPIN
= 1, this pin follows the state of the SRFAIL status bit in the MSR2 register. This gives the
system a very fast indication of the failure of the current reference. When MCR10:SRFPIN = 0,
SRFAIL is disabled (high impedance).
IOPD
OC3 Frequency Select 2/T0 DPLL LOCK Status. This pin is sampled when the RST pin goes
high and the value is used as O3F2, which, together with O3F1 and O3F0, sets the default
frequency of the OC3 output clock pin. See Table 7-18. After RST goes high, if
MCR1.LOCKPIN = 1, this pin indicates the lock state of the T0 DPLL. When MCR1.LOCKPIN =
0, LOCK is disabled (low).
0 = Not locked
1 = Locked
IOPD
OC6 Frequency Select 0/General-Purpose I/O Pin 1. This pin is sampled when the RST pin
goes high and the value is used as O6F0, which, together with O6F2 and O6F1, sets the
default frequency of the OC6 output clock pin. See Table 7-17. After RST goes high, this pin
can be used as a general-purpose I/O pin. GPCR:GPIO1D configures this pin as an input or an
output. GPCR:GPIO1O specifies the output value. GPSR:GPIO1 indicates the state of the pin.
IOPD
OC6 Frequency Select 1/General-Purpose I/O Pin 2. This pin is sampled when the RST pin
goes high and the value is used as O6F1 which together with O6F2 and O6F0 sets the default
frequency of the OC6 output clock pin. See Table 7-17. After RST goes high this pin can be
used as a general purpose I/O pin. GPCR:GPIO2D configures this pin as an input or an output.
GPCR:GPIO2O specifies the output value. GPSR:GPIO2 indicates the state of the pin.
IOPU
OC6 Frequency Select 2/General-Purpose I/O Pin 3. This pin is sampled when the RST pin
goes high and the value is used as O6F2, which, together with O6F1 and O6F0, sets the
default frequency of the OC6 output clock pin. See Table 7-17. After RST goes high, this pin
can be used as a general-purpose I/O pin. GPCR:GPIO3D configures this pin as an input or an
output. GPCR:GPIO3O specifies the output value. GPSR:GPIO3 indicates the state of the pin.
I/OPD
SONET/SDH Frequency Select Input/General-Purpose I/O 4. When RST goes high the state
of this pin sets the reset-default state of MCR3:SONSDH, MCR6:DIG1SS, and MCR6:DIG2SS.
After RST goes high this pin can be used as a general-purpose I/O pin. GPCR:GPIO4D
configures this pin as an input or an output. GPCR:GPIO4O specifies the output value.
GPSR:GPIO4 indicates the state of the pin.
Reset latched values:
0 = SDH rates (N x 2.048MHz)
1 = SONET rates (N x 1.544MHz)
14
DS3105
(1)
PIN NAME
(2)
TYPE
PIN DESCRIPTION
Interrupt Request/Loss of Signal. Programmable (default: INTREQ). The INTCR:LOS bit
determines whether the pin indicates interrupt requests or loss of signal (i.e., loss of selected
reference).
INTREQ/LOS
O3
INTCR:LOS = 0: INTREQ mode
The behavior of this pin is configured in the INTCR register. Polarity can be active high or
active low. Drive action can be push-pull or open drain. The pin can also be configured as
a general-purpose output if the interrupt request function is not needed.
INTCR:LOS = 1: LOS mode
This pin indicates the real-time state of the selected reference activity monitor (see Section
7.5.3). This function is most useful when external switching mode (Section 7.6.5) is
enabled (MCR10:EXTSW = 1).
15
DS3105
Table 6-4. SPI Bus Mode Pin Descriptions
See Section 7.10 for functional description and Section 10.4 for timing specifications.
(1)
PIN NAME
(2)
TYPE
PIN DESCRIPTION
CS
IPU
Chip Select. This pin must be asserted (low) to read or write internal registers.
SCLK
SDI
SDO
I
I
O
CPHA
I
Serial Clock. SCLK is always driven by the SPI bus master.
Serial Data Input. The SPI bus master transmits data to the device on this pin.
Serial Data Output. The device transmits data to the SPI bus master on this pin.
Clock Phase. See Figure 7-4.
0 = Data is latched on the leading edge of the SCLK pulse.
1 = Data is latched on the trailing edge of the SCLK pulse.
Table 6-5. JTAG Interface Pin Descriptions
See Section 9 for functional description and Section 10.5 for timing specifications.
(1)
PIN NAME
(2)
TYPE
JTRST
IPU
JTCLK
I
JTDI
IPU
JTDO
O3
JTMS
IPU
PIN DESCRIPTION
JTAG Test Reset (Active Low). Asynchronously resets the test access port (TAP) controller. If
not used, JTRST can be held low or high.
JTAG Clock. Shifts data into JTDI on the rising edge and out of JTDO on the falling edge. If
not used, JTCLK can be held low or high.
JTAG Test Data Input. Test instructions and data are clocked in on this pin on the rising edge
of JTCLK. If not used, JTDI can be held low or high.
JTAG Test Data Output. Test instructions and data are clocked out on this pin on the falling
edge of JTCLK. If not used, leave unconnected.
JTAG Test Mode Select. Sampled on the rising edge of JTCLK and is used to place the port
into the various defined IEEE 1149.1 states. If not used connect to VDDIO or leave
unconnected.
16
DS3105
Table 6-6. Power-Supply Pin Descriptions
(1)
PIN NAME
VDD
VDDIO
VSS
AVDD_DL
AVSS_DL
VDD_OC6
VSS_OC6
AVDD_PLL1
AVSS_PLL1
AVDD_PLL2
AVSS_PLL2
AVDD_PLL3
AVSS_PLL3
AVDD_PLL4
AVSS_PLL4
(2)
TYPE
P
P
P
P
P
P
P
P
P
P
P
P
P
P
P
PIN DESCRIPTION
Core Power Supply. 1.8V ±10%.
I/O Power Supply. 3.3V ±5%.
Ground Reference
Power Supply for OC6 Digital Logic. 1.8V ±10%.
Return for OC6 Digital Logic
Power Supply for Differential Output OC6POS/NEG. 1.8V ±10%.
Return for LVDS Differential Output OC6POS/NEG
Power Supply for Master Clock Generator APLL. 1.8V ±10%.
Return for Master Clock Generator APLL
Power Supply for T0 APLL. 1.8V ±10%.
Return for T0 APLL
Power Supply for T4 APLL. 1.8V ±10%.
Return for T4 APLL
Power Supply for T0 APLL2. 1.8V ±10%.
Return for T0 APLL2
Note 1: All pin names with an overbar (e.g., RST) are active low.
Note 2: All pins, except power and analog pins, are CMOS/TTL, unless otherwise specified in the pin description.
PIN TYPES
I = input pin
IDIFF = input pin that is LVDS/LVPECL differential signal compatible
IPD = input pin with internal 50kΩ pulldown
IPU = input pin with internal 50kΩ pullup
I/O = input/output pin
IOPD = input/output pin with internal 50kΩ pulldown
IOPU = input/output pin with internal 50kΩ pullup
O = output pin
O3 = output pin that can be placed in a high-impedance state
ODIFF = output pin that is LVDS/LVPECL differential signal compatible
P = power-supply pin
Note 3: All digital pins, except OCn, are I/O pins in JTAG mode. OCn pins do not have JTAG functionality.
17
DS3105
7.
Functional Description
7.1
Overview
The DS3105 has five input clocks and two output clocks. There are two separate DPLLs in the device: the highperformance T0 DPLL and the simpler the T4 DPLL. The T0 DPLL can generate output clocks; the T4 DPLL can
be used to monitor inputs for frequency and phase. See Figure 3-1.
Three of the input clock pins are single-ended and can accept clock signals from 2kHz to 125MHz. The other two
are differential inputs that can accept clock signals up to 156.25MHz. The differential inputs can be configured to
accept differential LVDS or LVPECL signals or single-ended CMOS/TTL signals.
Each input clock can be monitored continually for activity, and each can be marked unavailable or given a priority
number. Separate input priority numbers are maintained for the T0 DPLL and the T4 DPLL. Except in special
modes, the highest priority valid input is automatically selected as the reference for the T0 DPLL. SRFAIL is set or
cleared based on activity and/or frequency of the selected input.
Both the T0 DPLL and the T4 DPLL can directly lock to many common telecom and datacom frequencies,
including, but not limited to, 8kHz, DS1, E1, 10MHz, 19.44MHz, and 38.88MHz as well as Ethernet frequencies
including 25MHz, 62.5MHz, 125MHz, and 156.25MHz. The DPLLs can also lock to multiples of the standard directlock frequencies including 8kHz.
The T0 DPLL is the high-performance path with all the features needed for synchronizing a line card to dual
redundant system timing cards. The T4 DPLL can be used to monitor input clock signals but it cannot drive any
output clocks. The T4 APLL is always connected to the T0 DPLL to provide low-jitter output frequencies from the
T0 DPLL. There is also a dedicated low-jitter APLL output that operates at 312.5MHz for 10G Ethernet
applications.
Using the optional PLL bypass, the T4 selected reference, after any frequency division, can be directly output on
either of the OC3 or OC6 output clock pins.
Both DPLLs have these features:
Automatic reference selection based on input activity and priority
Manual reference selection/forcing
Adjustable PLL characteristics, including bandwidth, pull-in range, and damping factor
Ability to lock to several common telecom and Ethernet frequencies plus multiples of any standard
direct lock frequency
Six bandwidth selections from 18Hz to 400Hz
The T0 DPLL has these additional features not available in the T4 DPLL:
A full state machine for automatic transitions among free-run, locked, and holdover states
Optional manual reference switching mode
Nonrevertive reference switching mode
Phase build-out for reference switching (“hitless”)
Output vs. input phase offset control
Noise rejection circuitry for low-frequency references
Output phase alignment to input frame-sync signal
Instant digital one-second averaging and free-run holdover modes
Frequency conversion between input and output using digital frequency synthesis
The T4 DPLL has an additional feature not available in the T0 DPLL:
Optional mode to measure the phase difference between two input clocks
Typically, the internal state machine controls the T0 DPLL, but manual control by system software is also available.
The T4 DPLL has a simpler state machine that software cannot directly control. In either DPLL, however, software
can override the DPLL logic using manual reference selection.
18
DS3105
The outputs of the T0 DPLL and the T4 DPLL can be connected to seven output DFS engines. See Figure 7-1.
Three of these output DFS engines are associated with high-speed APLLs that multiply the DPLL clock rate and
filter DPLL output jitter. The outputs of the APLLs are divided down to make a wide variety of possible frequencies
available at the output clock pins. The output frequencies from the T0 DPLL can be synchronized to an input 2, 4,
or 8kHz sync signal (SYNC1, SYNC2, or SYNC3 input pins).
The OC3 and OC6 output clocks can be configured for a variety of different frequencies that are frequency and
phase-locked to the T0 DPLL. The OC6 output is LVDS/LVPECL; the OC3 is CMOS. Altogether more than 60
output frequencies are possible, ranging from 2kHz to 312.5MHz. The FSYNC output clock is always 8kHz, and the
MFSYNC output clock is always 2kHz.
7.2
Device Identification and Protection
The 16-bit read-only ID field in the ID1 and ID2 registers is set to 0C21h = 3105 decimal. The device revision can
be read from the REV register. Contact the factory to interpret this value and determine the latest revision. The
register set can be protected from inadvertent writes using the PROT register.
7.3
Local Oscillator and Master Clock Configuration
The T0 DPLL, the T4 DPLL, and the output DFS engines operate from a 204.8MHz master clock. The master clock
is synthesized from a 12.800MHz clock originating from a local oscillator attached to the REFCLK pin. The stability
of the T0 DPLL in free-run or holdover is equivalent to the stability of the local oscillator. Selection of an appropriate
local oscillator is therefore of crucial importance if the telecom standards listed in Table 1-1 are to be met. Simple
XOs can be used in less stringent cases, but TCXOs or even OCXOs may be required in the most demanding
applications. Careful evaluation of the local oscillator component is necessary to ensure proper performance.
Contact Microsemi timing products technical support for recommended oscillators.
The stability of the local oscillator is very important, but its absolute frequency accuracy is less important because
the DPLLs can compensate for frequency inaccuracies when synthesizing the 204.8MHz master clock from the
local oscillator clock. The MCLKFREQ field in registers MCLK1 and MCLK2 specifies the frequency adjustment to
be applied. The adjust can be from -771ppm to +514ppm in 0.0196229ppm (i.e., ~0.02ppm) steps.
7.4
Input Clock Configuration
The DS3105 has five input clocks: IC3 to IC6 and IC9. Table 7-1 provides summary information about each clock,
including signal format and available frequencies. The device tolerates a wide range of duty cycles on input clocks,
out to a minimum high time or minimum low time of 3ns or 30% of the clock period, whichever is smaller.
7.4.1 Signal Format Configuration
Inputs with CMOS/TTL signal format accept both TTL and 3.3V CMOS levels. One key configuration bit that affects
the available frequencies is the SONSDH bit in MCR3. When SONSDH = 1 (SONET mode), the 1.544MHz
frequency is available. When SONSDH = 0 (SDH mode), the 2.048MHz frequency is available. During reset the
default value of this bit is latched from the SONSDH pin.
Input clocks IC5 and IC6 can be configured to accept LVDS, LVPECL, or CMOS/TTL signals by using the proper
set of external components. The recommended LVDS termination is shown in Figure 10-1 while the recommended
LVPECL termination is shown in Figure 10-2. The electrical specifications for these inputs are listed in Table 10-4.
To configure these differential inputs to accept single-ended CMOS/TTL signals, use a voltage-divider to bias the
ICxNEG pin to approximately 1.4V and connect the single-ended signal to the ICxPOS pin. If a differential input is
not used it should be left unconnected (one input is internally pulled high and the other internally pulled low). (See
also MCR5:IC5SF and IC6SF.)
19
DS3105
Table 7-1. Input Clock Capabilities
INPUT CLOCK
IC3
IC4
IC5
IC6
IC9
SIGNAL FORMATS
CMOS/TTL
CMOS/TTL
LVDS/LVPECL or CMOS/TTL
LVDS/LVPECL or CMOS/TTL
CMOS/TTL
FREQUENCIES (MHz)
(1)
Up to 125
Up to 125(1)
Up to 156.25(2)
Up to 156.25(2)
Up to 125(1)
DEFAULT FREQUENCY
8kHz
8kHz
19.44MHz
19.44MHz
19.44MHz
Note 1: Available frequencies for CMOS/TTL input clocks are: 2kHz, 4kHz, 8kHz, 1.544MHz (SONET mode), 2.048MHz (SDH mode),
6.312MHz, 6.48MHz, 19.44MHz, 25.0MHz, 25.92MHz, 38.88MHz, 51.84MHz, 62.5MHz, 77.76MHz, and any multiple of 2kHz up to 125MHz.
Note 2: Available frequencies for LVDS/LVPECL input clocks include all CMOS/TTL frequencies in Note 1 plus any multiple of 8kHz up to
155.52MHz and 156.25MHz.
7.4.2 Frequency Configuration
Input clock frequencies are configured in the FREQ field of the ICR registers. The DIVN and LOCK8K bits of these
same registers specify the locking frequency mode, as shown in Table 7-2.
Table 7-2. Locking Frequency Modes
DIVN
LOCK8K
0
0
1
1
0
1
0
1
LOCKING FREQUENCY
MODE
Direct Lock
LOCK8K
DIVN
Alternate Direct Lock
7.4.2.1 Direct Lock Mode
In direct lock mode, the DPLLs lock to the selected reference at the frequency specified in the corresponding ICR
register. Direct lock mode can only be used for input clocks with these specific frequencies: 2kHz, 4kHz, 8kHz,
1.544MHz, 2.048MHz, 5MHz, 6.312MHz, 6.48MHz, 19.44MHz, 25.92MHz, 31.25MHz, 38.88MHz, 51.84MHz,
77.76MHz, and 155.52MHz. For the 155.52MHz case, the input clock is internally divided by two, and the DPLL
direct-locks at 77.76MHz. The DIVN mode can be used to divide an input down to any of these frequencies except
155.52MHz.
MTIE figures may be marginally better in direct lock mode because the higher frequencies allow more frequent
phase updates.
7.4.2.2 Alternate Direct Lock Mode
Alternate direct lock mode is the same as direct lock mode except an alternate list of direct lock frequencies is used
(see the FREQ field definition in the ICR register description). The alternate frequencies are included to support
clock rates found in Ethernet, CMTS, wireless, and GPS applications. The alternate frequencies are: 10MHz,
25MHz, 62.5MHz, 125MHz, and 156.25MHz. The frequencies 62.5MHz, 125MHz, and 156.25MHz are internally
divided down to 31.25MHz, while 10MHz and 25MHz are internally divided down to 5MHz.
7.4.2.3 LOCK8K Mode
In LOCK8K mode, an internal divider is configured to divide the selected reference down to 8kHz. The DPLL locks
to the 8kHz output of the divider. LOCK8K mode can only be used for input clocks with the standard direct lock
frequencies: 8kHz, 1.544MHz, 2.048MHz, 5MHz, 6.312MHz, 6.48MHz, 19.44MHz, 25.0MHz, 25.92MHz,
31.25MHz, 38.88MHz, 51.84MHz, 62.5MHz, 77.76MHz, and 155.52MHz. LOCK8K mode is enabled for a particular
input clock by setting the LOCK8K bit in the corresponding ICR register.
20
DS3105
LOCK8K mode gives a greater tolerance to input jitter when the multicycle phase detector is disabled because it
uses lower frequencies for phase comparisons. The clock edge to lock to on the selected reference can be
configured using the 8KPOL bit in the TEST1 register. For 2kHz and 4kHz clocks the LOCK8K bit is ignored and
direct-lock mode is used.
7.4.2.4 DIVN Mode
In DIVN mode, an internal divider is configured from the value stored in the DIVN registers. The DIVN value must
be chosen so that when the selected reference is divided by DIVN+1, the resulting clock frequency is the same as
the standard direct lock frequency selected in the FREQ field of the ICR register. The DPLL locks to the output of
the divider. DIVN mode can only be used for input clocks whose frequency is less than or equal to 155.52MHz. The
DIVN register field can range from 0 to 65,535 inclusive. The same DIVN+1 factor is used for all input clocks
configured for DIVN mode. Note that although the DIVN divider is able to divide down clock rates as high as
155.52MHz, the CMOS/TTL inputs are only rated for a maximum clock rate of 125MHz.
7.5
Input Clock Monitoring
Each input clock is continuously monitored for activity. Activity monitoring is described in Sections 7.5.2 and 7.5.3.
The valid/invalid state of each input clock is reported in the corresponding real-time status bit in registers VALSR1
or VALSR2. When the valid/invalid state of a clock changes, the corresponding latched status bit is set in registers
MSR1 or MSR2, and an interrupt request occurs if the corresponding interrupt enable bit is set in registers IER1 or
IER2. Input clocks marked invalid cannot be automatically selected as the reference for either DPLL.
7.5.1 Frequency Monitoring
The DS3105 monitors the frequency of each input clock and invalidates any clock whose frequency is more than
10,000ppm away from nominal. The frequency range monitor can be disabled by clearing the MCR1.FREN bit. The
frequency range measurement uses the internal 204.8MHz master clock as the frequency reference.
7.5.2 Activity Monitoring
Each input clock is monitored for activity and proper behavior using a leaky bucket accumulator. A leaky bucket
accumulator is similar to an analog integrator: the output amplitude increases in the presence of input events and
gradually decays in the absence of events. When events occur infrequently, the accumulator value decays fully
between events and no alarm is declared. When events occur close enough together, the accumulator increments
faster than it can decay and eventually reaches the alarm threshold. After an alarm has been declared, if events
occur infrequently enough, the accumulator can decay faster than it is incremented and eventually reaches the
alarm clear threshold. The leaky bucket events come from the frequency range and fast activity monitors.
The leaky bucket accumulator for each input clock can be assigned one of four configurations (0 to 3) in the
BUCKET field of the ICR registers. Each leaky bucket configuration has programmable size, alarm declare
threshold, alarm clear threshold, and decay rate, all of which are specified in the LBxy registers.
Activity monitoring is divided into 128ms intervals. The accumulator is incremented once for each 128ms interval in
which the input clock is inactive for more than two cycles (more than four cycles for 155.52MHz, 156.25MHz,
125MHz, 62.5MHz, 25MHz and 10MHz input clocks). Thus, the “fill” rate of the bucket is at most 1 unit per 128ms,
or approximately 8 units/second. During each period of 1, 2, 4, or 8 intervals (programmable), the accumulator
decrements if no irregularities occur. Thus the “leak” rate of the bucket is approximately 8, 4, 2, or 1 units/second.
A leak is prevented when a fill event occurs in the same interval.
When the value of an accumulator reaches the alarm threshold (LBxU register), the corresponding ACT alarm bit is
set to 1 in the ISR registers, and the clock is marked invalid in the VALSR registers. When the value of an
accumulator reaches the alarm clear threshold (LBxL register), the activity alarm is cleared by clearing the clock’s
ACT bit. The accumulator cannot increment past the size of the bucket specified in the LBxS register. The decay
rate of the accumulator is specified in the LBxD register. The values stored in the leaky bucket configuration
registers must have the following relationship at all times: LBxS ≥ LBxU > LBxL.
21
DS3105
When the leaky bucket is empty, the minimum time to declare an activity alarm in seconds is LBxU / 8 (where the x
in LBxU is the leaky bucket configuration number, 0 to 3). The minimum time to clear an activity alarm in seconds is
2^LBxD × (LBxS – LBxL) / 8. As an example, assume LBxU = 8, LBxL = 1, LBxS = 10, and LBxD = 0. The
minimum time to declare an activity alarm would be 8 / 8 = 1 second. The minimum time to clear the activity alarm
would be 2^0 × (10 – 1) / 8 = 1.125 seconds.
7.5.3 Selected Reference Activity Monitoring
The input clock that each DPLL is currently locked to is called the selected reference. The quality of a DPLL’s
selected reference is exceedingly important, since missing cycles and other anomalies on the selected reference
can cause unwanted jitter, wander, or frequency offset on the output clocks. When anomalies occur on the selected
reference they must be detected as soon as possible to give the DPLL opportunity to temporarily disconnect from
the reference until the reference is available again. By design, the regular input clock activity monitor (Section
7.5.2) is too slow to be suitable for monitoring the selected reference. Instead, each DPLL has its own fast activity
monitor that detects that the frequency is within range (approximately 10,000ppm) and detects inactivity within
approximately two missing reference clock cycles (approximately four missing cycles for 156.25MHz, 155.52MHz,
125MHz, 62.5MHz, 25MHz, and 10MHz references).
When the T0 DPLL detects a no-activity event, it immediately enters mini-holdover mode to isolate itself from the
selected reference and sets the SRFAIL bit in MSR2. The setting of the SRFAIL bit can cause an interrupt request
if the corresponding enable bit is set in IER2. If MCR10:SRFPIN = 1, the SRFAIL output pin follows the state of the
SRFAIL status bit. Optionally, a no-activity event can also cause an ultra-fast reference switch (see Section 7.6.4).
When PHLIM1:NALOL = 0 (default), the T0 DPLL does not declare loss-of-lock during no-activity events. If the
selected reference becomes available again before any alarms are declared by the activity monitor, the T0 DPLL
continues to track the selected reference using nearest edge locking (±180°) to avoid cycle slips. When NALOL =
1, the T0 DPLL declares loss-of-lock during no-activity events. This causes the T0 DPLL state machine to transition
to the loss-of-lock state, which sets the MSR2:STATE bit and causes an interrupt request if enabled. If the selected
reference becomes available again before any alarms are declared by the activity monitor, the T0 DPLL tracks the
selected reference using phase/frequency locking (±360°) until phase lock is reestablished.
When the T4 DPLL detects a no-activity event, its behavior is similar to the T0 DPLL with respect to the
PHLIM1:NALOL control bit. Unlike the T0 DPLL, however, the T4 DPLL does not set the SRFAIL status bit. If
NALOL = 1, the T4 DPLL clears the OPSTATE:T4LOCK status bit, which sets MSR3:T4LOCK and causes an
interrupt request if enabled.
7.6
Input Clock Priority, Selection, and Switching
7.6.1 Priority Configuration
During normal operation, the selected reference for the T0 DPLL is chosen automatically based on the priority
rankings assigned to the input clocks in the input priority registers (IPR2, IPR3, and IPR5). Each of these registers
has priority fields for one or two input clocks. When T4T0 = 0 in the MCR11 register, the IPR registers specify the
input clock priorities for the T0 DPLL. When T4T0 = 1, they have no meaning. The default input clock priorities are
shown in Table 7-3.
There is an inter-lock mechanism between IC3 and IC5 and between IC4 and IC6 so that only two of the inputs can
be automatically selected. When IPR2.PRI3 is written with a priority other than 0, IPR3.PRI5 is automatically set to
0. When IPR3.PRI5 is written with a priority other than 0, IPR2.PRI3 is automatically set to 0. When IPR2.PRI4 is
written with a priority other than 0, IPR3.PRI6 is automatically set to 0. When IPR3.PRI6 is written with a priority
other than 0, IPR2.PRI4 is automatically set to 0.
Any unused input clock should be given the priority value 0, which disables the clock and marks it as unavailable
for selection. Priority 1 is highest while priority 15 is lowest. The same priority can be given to two or more clocks.
22
DS3105
Table 7-3. Default Input Clock Priorities
INPUT CLOCK
IC3
IC4
IC5
IC6
IC9
T0 DPLL
DEFAULT
PRIORITY
2
3
0 (off)
0 (off)
5
7.6.2 Automatic Selection Algorithm
The real-time valid/invalid state of each input clock is maintained in the VALSR1 and VALSR2 registers. The
selected reference can be marked invalid for phase lock, frequency, or activity. Other input clocks can be
invalidated for frequency or activity.
The reference selection algorithm for the T0 DPLL chooses the highest priority valid input clock to be the selected
reference. To select the proper input clock based on these criteria, the selection algorithm maintains a priority table
of valid inputs. The top three entries in this table and the selected reference are displayed in the PTAB1 and
PTAB2 registers. When T4T0 = 0 in the MCR11 register, these registers indicate the highest priority input clocks
for the T0 DPLL. When T4T0 = 1, they have no meaning.
If two or more input clocks are given the same priority number, those inputs are prioritized among themselves using
a fixed circular list. If one equal-priority clock is the selected reference but becomes invalid, the next equal-priority
clock in the list becomes the selected reference. If an equal-priority clock that is not the selected reference
becomes invalid, it is simply skipped over in the circular list. The selection among equal-priority inputs is inherently
nonrevertive, and revertive switching mode (see next paragraph) has no effect in the case where multiple equalpriority inputs have the highest priority.
An important input to the selection algorithm for the T0 DPLL is the REVERT bit in the MCR3 register. In revertive
mode (REVERT = 1), if an input clock with a higher priority than the selected reference becomes valid, the higher
priority reference immediately becomes the selected reference. In nonrevertive mode (REVERT = 0), the higher
priority reference does not immediately become the selected reference but does become the highest priority
reference in the priority table (REF1 field in the PTAB1 register). (The selection algorithm always switches to the
highest priority valid input when the selected reference goes invalid, regardless of the state of the REVERT bit.) For
many applications, nonrevertive mode is preferred for the T0 DPLL because it minimizes disturbances on the
output clocks due to reference switching.
In nonrevertive mode, planned switchover to a newly valid higher priority input clock can be done manually under
software control. The validation of the new higher priority clock sets the corresponding status bit in the MSR1 or
MSR2 register, which can drive an interrupt request on the INTREQ pin if needed. System software can then
respond to this change of state by briefly enabling revertive mode (toggling REVERT high then back low) to drive
the switchover to the higher priority clock.
7.6.3 Forced Selection
The T0FORCE field in the MCR2 register and the T4FORCE field in the MCR4 register provide a way to force a
specified input clock to be the selected reference for the T0 and T4 DPLLs, respectively. In both T0FORCE and
T4FORCE, values of 0 and 15 specify normal operation with automatic reference selection. Values from 3 to 6 and
9 specify the input clock to be the forced selection; other values will cause no input to be selected. Internally,
forcing is accomplished by giving the specified clock the highest priority (as specified in PTAB1:REF1). In revertive
mode (MCR3:REVERT = 1) the forced clock automatically becomes the selected reference (as specified in
PTAB1:SELREF) as well. In nonrevertive mode (T0 DPLL only) the forced clock only becomes the selected
reference when the existing selected reference is invalidated or made unavailable for selection. In both revertive
and nonrevertive modes when an input is forced to be the highest priority, the normal highest priority input (when
23
DS3105
no input is forced) is listed as the second-highest priority (PTAB2:REF2) and the normal second-highest priority
input is listed as the third-highest priority (PTAB2:REF3).
When the T4 DPLL is used to measure the phase difference between the T0 DPLL selected reference and another
reference input by setting the T0CR1:T4MT0 bit, the T4FORCE field in the MCR4 register can be used to select the
other reference input.
7.6.4 Ultra-Fast Reference Switching
By default, disqualification of the selected reference and switchover to another reference occurs when the activity
monitor’s inactivity alarm threshold has been crossed, a process that takes on the order of hundreds of
milliseconds or seconds. For the T0 DPLL, an option for extremely fast disqualification and switchover is also
available. When ultra-fast switching is enabled (MCR10:UFSW = 1), if the fast activity monitor detects
approximately two missing clock cycles, it declares the reference failed by forcing the leaky bucket accumulator to
its upper threshold (see Section 7.5.2) and initiates reference switching. This is in addition to setting the SRFAIL bit
in MSR2 and optionally generating an interrupt request, as described in Section 7.5.3. When ultra-fast switching
occurs, the T0 DPLL transitions to the prelocked 2 state, which allows switching to occur faster by bypassing the
loss-of-lock state. The device should be in nonrevertive mode when ultra-fast switching is enabled. If the device is
in revertive mode, ultra-fast switching could cause excessive reference switching when the highest priority input is
intermittent.
7.6.5 External Reference Switching Mode
In this mode the SRCSW input pin controls reference switching between two clock inputs. This mode is enabled by
setting the EXTSW bit to 1 in the MCR10 register. In this mode, if the SRCSW pin is high, the T0 DPLL is forced to
lock to input IC3 (if the priority of IC3 is nonzero in IPR2) or IC5 (if the priority of IC3 is zero) whether or not the
selected input has a valid reference signal. If the SRCSW pin is low, the T0 DPLL is forced to lock to input IC4 (if
the priority of IC4 is nonzero in IPR2) or IC6 (if the priority of IC4 is zero) whether or not the selected input has a
valid reference signal. During reset the default value of the EXTSW bit is latched from the SRCSW pin. If external
reference switching mode is enabled during reset, the default frequency tolerance (DLIMIT registers) is configured
to ±80ppm rather than the normal default of ±9.2ppm.
In external reference switching mode the device is simply a clock switch, and the T0 DPLL is forced to lock onto the
selected reference whether or not it is valid. Unlike forced reference selection (Section 7.6.3) this mode controls the
PTAB1:SELREF field directly and is, therefore, not affected by the state of the MCR3:REVERT bit. During external
reference switching mode, only PTAB1:SELREF is affected; the REF1, REF2, and REF3 fields in the PTAB
registers continue to indicate the highest, second-highest, and third-highest priority valid inputs chosen by the
automatic selection logic. External reference switching mode only affects the T0 DPLL.
7.6.6 Output Clock Phase Continuity During Reference Switching
If phase build-out is enabled (PBOEN = 1 in MCR10) or the DPLL frequency limit (DLIMIT) is set to less than
±30ppm, the device always complies with the GR-1244-CORE requirement that the rate of phase change must be
less than 81ns per 1.326ms during reference switching.
24
DS3105
7.7
DPLL Architecture and Configuration
Both the T0 DPLL and T4 DPLL are digital PLLs. The T0 DPLL has separate analog PLLs (APLLs) as output
stages as well as some outputs that are not cleaned up by an APLL. This architecture combines the benefits of
both PLL types. See Figure 7-1.
Figure 7-1. DPLL Block Diagram
PLL Bypass
T4 selected
reference
T4
PFD and
Loop Filter
0
Locking
Frequency
1
T0CR1:T4MT0
T4
Foward
DFS
T4
Feedback
DFS
ICRn:FREQ[3:0]
T4 DPLL
2K8K
DFS
DIG12
DFS
2
2K8K
DIG1
MCR6:DIG1SS
MCR6:DIG1F[1:0]
DIG12
DFS
DIG2
MCR6:DIG2SS
MCR6:DIG2F[1:0]
MCR6:DIG2AF
T0 selected
reference
T0
PFD and
Loop Filter
T0
Foward
DFS
T0
Feedback
DFS
Locking
Frequency
ICRn:FREQ[3:0]
T4
APLL
DFS
T4
Output
APLL
APLL
Output
Dividers
T0
Output
APLL
APLL
Output
Dividers
T0
APLL2
DFS
T0
Output
APLL2
APLL
Output
Dividers
FSYNC
DFS
2
T4CR1:T4FREQ[3:0]
T0CR1:T0FT4[2:0]
T0
APLL
DFS
OC3, OC6
OCRm:OFREQn[3:0]
OCR5:AOFn
T0CR1:T0FREQ[2:0]
SYNC2K
SYNC2K
T0 DPLL
OUTPUT DFS
FSCR2:INDEP
FSYNC,
MFSYNC
OCR4:FSEN, MFSEN
FSCR1:8KINV, 2KINV
FSCR1:8KPOL, 2KPOL
25
DS3105
Digital PLLs have two key benefits: (1) stable, repeatable performance that is insensitive to process variations,
temperature, and voltage; and (2) flexible behavior that is easily programmed through the configuration registers.
DPLLs use digital frequency synthesis (DFS) to generate various clocks. In DFS a high-speed master clock
(204.8MHz) is multiplied up from the 12.800MHz local oscillator clock applied to the REFCLK pin. This master
clock is then digitally divided down to the desired output frequency. The DFS output clock has jitter of about 1ns pkpk.
The analog PLLs filter the jitter from the DPLLs, reducing the 1ns pk-pk jitter to less than 0.5ns pk-pk and 60ps
RMS, typical, measured broadband (10Hz to 1GHz).
The DPLLs in the device are configurable for many PLL parameters including bandwidth, damping factor, input
frequency, pull-in/hold-in range, input-to-output phase offset, phase build-out, and more. No knowledge of loop
equations or gain parameters is required to configure and operate the device. No external components are
required for the DPLLs or the APLLs except the high-quality local oscillator connected to the REFCLK pin.
The T0 DPLL has a full free-run/locked/holdover state machine and full programmability. The secondary T4 DPLL
can be used to measure frequency and phase of inputs but cannot supply output clock signals.
7.7.1 T0 DPLL State Machine
The T0 DPLL has three main timing modes: locked, holdover, and free-run. The control state machine for the T0
DPLL has states for each timing mode as well as three temporary states: prelocked, prelocked 2, and loss-of-lock.
The state transition diagram is shown in Figure 7-2. Descriptions of each state are given in the paragraphs below.
During normal operation the state machine controls state transitions. When necessary, however, the state can be
forced using the T0STATE field of the MCR1 register.
Whenever the T0 DPLL changes state, the STATE bit in MSR2 is set, which can cause an interrupt request if
enabled. The current T0 DPLL state can be read from the T0STATE field of the OPSTATE register.
7.7.1.1 Free-Run State
Free-run mode is the reset default state. In free-run all output clocks are derived from the 12.800 MHz local
oscillator attached to the REFCLK pin. The frequency of each output clock is a specific multiple of the local
oscillator. The frequency accuracy of each output clock is equal to the frequency accuracy of the master clock,
which can be calibrated using the MCLKFREQ field in registers MCLK1 and MCLK2 (see Section 7.3). The state
machine transitions from free-run to the prelocked state when at least one input clock is valid.
7.7.1.2 Prelocked State
The prelocked state provides a 100-second period (default value of PHLKTO register) for the DPLL to lock to the
selected reference. If phase lock (see Section 7.7.6) is achieved for 2 seconds during this period, the state
machine transitions to locked mode.
If the DPLL fails to lock to the selected reference within the phase-lock timeout period specified by PHLKTO, a
phase-lock alarm is raised (corresponding LOCK bit set in the ISR register), invalidating the input (ICn bit goes low
in VALSR registers). If another input clock is valid, the state machine re-enters the prelocked state and tries to lock
to the alternate input clock. If no other input clocks are valid for two seconds, the state machine transitions back to
the free-run state.
In revertive mode (REVERT = 1 in MCR3), if a higher priority input clock becomes valid during the phase-lock
timeout period, the state machine re-enters the prelocked state and tries to lock the higher priority input.
If a phase-lock timeout period longer than 100 seconds is required for locking, the PHLKTO register must be
configured accordingly.
26
DS3105
Figure 7-2. T0 DPLL State Transition Diagram
Free-Run
select ref
(001)
Reset
(selected reference invalid > 2s
OR out of lock >100s)
AND no valid input clock
[selected reference invalid OR
out of lock > 100s OR
(revertive mode AND valid higher priority input)]
AND valid input clock available
all input clocks evaluated
at least one input valid
Prelocked
wait for ≤ 100s
(110)
phase-locked to
selected reference > 2s
[selected reference invalid OR
(revertive mode AND valid higher priority input)]
AND valid input clock available
phase-locked
to selected
reference > 2s
Locked
(100)
phase-lock regained
on selected reference
within 100s
loss-of-lock on
selected reference
[selected reference invalid OR
(revertive mode AND valid higher priority input)
OR out of lock > 100s] AND
Prelocked 2
Loss-of-Lock
valid input clock available
wait for ≤ 100s
wait for ≤ 100s
(101)
(111)
[selected reference invalid OR
out of lock >100s OR
(revertive mode AND valid higher priority input)]
AND valid input clock available
selected reference invalid > 2s
AND
no valid input clock available
(selected reference invalid > 2s
OR out of lock > 100s) AND
no valid input clock available
Holdover
select ref
(010)
(selected reference invalid > 2s
OR out of lock >100s) AND
no valid input clock available
all input clocks evaluated
at least one input valid
Note 1:
An input clock is valid when it has no activity alarm and no phase-lock alarm (see the VALSR registers and the ISR registers).
Note 2:
All input clocks are continuously monitored for activity.
Note 3:
Only the selected reference is monitored for loss-of-lock.
Note 4:
Phase lock is declared internally when the DPLL has maintained phase lock continuously for approximately 1 to 2 seconds.
Note 5:
To simply the diagram, the phase-lock timeout period is always shown as 100s, which is the default value of the PHLKTO
register. Longer or shorter timeout periods can be specified as needed by writing the appropriate value to the PHLKTO register.
Note 6:
When selected reference is invalid and the DPLL is not in free-run or holdover, the DPLL is in a temporary holdover state.
27
DS3105
7.7.1.3 Locked State
The T0 DPLL state machine can reach the locked state from the prelocked, prelocked 2, or loss-of-lock states
when the DPLL has locked to the selected reference for at least 2 seconds (see Section 7.7.6). In the locked state
the output clocks track the phase and frequency of the selected reference.
If the MCR1.LOCKPIN bit is set, the LOCK pin is driven high when the T0 DPLL is in the locked state.
While in the locked state, if the selected reference is so impaired that an activity alarm is raised (corresponding
ACT bit set in the ISR register), the selected reference is invalidated (ICn bit goes low in VALSR registers), and the
state machine immediately transitions to either the prelocked 2 state (if another valid input clock is available) or,
after being invalid for 2 seconds, to the holdover state (if no other input clock is valid).
If loss-of-lock (see Section 7.7.6) is declared while in the locked state, the state machine transitions to the loss-oflock state.
7.7.1.4 Loss-of-Lock State
When the loss-of-lock detectors (see Section 7.7.6) indicate loss-of-phase lock, the state machine immediately
transitions from the locked state to the loss-of-lock state. In the loss-of-lock state the DPLL tries for 100 seconds
(default value of PHLKTO register) to regain phase lock. If phase lock is regained during that period for more than
2 seconds, the state machine transitions back to the locked state.
If, during the phase-lock timeout period specified by PHLKTO, the selected reference is so impaired that an activity
alarm is raised (corresponding ACT bit set in the ISR registers), the selected reference is invalidated (ICn bit goes
low in VALSR registers), and after being invalid for 2 seconds the state machine transitions to either the prelocked
2 state (if another valid input clock is available) or the holdover state (if no other input clock is valid).
If phase lock cannot be regained by the end of the phase-lock timeout period, a phase-lock alarm is raised
(corresponding LOCK bit set in the ISR registers), the selected reference is invalidated (ICn bit goes low in VALSR
registers), and the state machine transitions to either the prelocked 2 state (if another valid input clock is available)
or, after being invalid for 2 seconds, to the holdover state (if no other input clock is valid).
7.7.1.5 Prelocked 2 State
The prelocked and prelocked 2 states are similar. The prelocked 2 state provides a 100-second period (default
value of PHLKTO register) for the DPLL to lock to the new selected reference. If phase lock (see Section 7.7.6) is
achieved for more than 2 seconds during this period, the state machine transitions to locked mode.
If the DPLL fails to lock to the new selected reference within the phase-lock timeout period specified by PHLKTO, a
phase-lock alarm is raised (corresponding LOCK bit set in the ISR registers), invalidating the input (ICn bit goes
low in VALSR registers). If another input clock is valid, the state machine re-enters the prelocked 2 state and tries
to lock to the alternate input clock. If no other input clocks are valid for 2 seconds, the state machine transitions to
the holdover state.
In revertive mode (REVERT = 1 in MCR3), if a higher priority input clock becomes valid during the phase-lock
timeout period, the state machine re-enters the prelocked 2 state and tries to lock to the higher priority input.
If a phase-lock timeout period longer than 100 seconds is required for locking, the PHLKTO register must be
configured accordingly.
7.7.1.6 Holdover State
The device reaches the holdover state when it declares its selected reference invalid for 2 seconds and has no
other valid input clocks available. During holdover the T0 DPLL is not phase-locked to any input clock but instead
generates its output frequency from stored frequency information acquired while it was in the locked state. When at
least one input clock has been declared valid, the state machine immediately transitions from holdover to the
prelocked 2 state, and tries to lock to the highest priority valid clock.
28
DS3105
7.7.1.6.1 Automatic Holdover
For automatic holdover (FRUNHO = 0 in MCR3), the device can be further configured for instantaneous mode or
averaged mode. In instantaneous mode (AVG = 0 in HOCR3), the holdover frequency is set to the DPLL’s current
frequency 50ms to 100ms before entry into holdover (i.e., the value of the FREQ field in the FREQ1, FREQ2, and
FREQ3 registers when MCR11:T4T0 = 0). The FREQ field is the DPLL’s integral path and, therefore, is an average
frequency with a rate of change inversely proportional to the DPLL bandwidth. The DPLL’s proportional path is not
used in order to minimize the effect of recent phase disturbances on the holdover frequency.
In averaged mode (AVG = 1 in HOCR3 and FRUNHO = 1 in MCR3), the holdover frequency is set to an internally
averaged value. During locked operation the frequency indicated in the FREQ field is internally averaged over a
one-second period. The T0 DPLL indicates that it has acquired a valid holdover value by setting the HORDY status
bit in VALSR2 (real-time status) and MSR4 (latched status). If the T0 DPLL must enter holdover before the
one-second average is available, an instantaneous value 50ms to 100ms old from the integral path is used instead.
7.7.1.6.2 Free-Run Holdover
For free-run holdover (FRUNHO = 1 in MCR3), the output frequency accuracy is generated with the accuracy of
the external oscillator frequency. The actual frequency is the frequency of the external oscillator plus the value of
the MCLK offset specified in the MCLKFREQ field in registers MCLK1 and MCLK2 (see Section 7.3). When
MCR3.FRUNHO is set the HOCR3:AVG bit is ignored.
7.7.1.7 Mini-Holdover
When the selected reference fails, the fast activity monitor (Section 7.5.3) isolates the T0 DPLL from the reference
within one or two clock cycles to avoid adverse effects on the DPLL frequency. When this fast isolation occurs, the
DPLL enters a temporary mini-holdover mode, with a frequency equal to an instantaneous value 50ms to 100 ms
old from the integral path of the loop filter. Mini-holdover lasts until the selected reference becomes active or the
state machine enters the holdover state. If the free-run holdover mode is set (FRUNHO = 1 in MCR3), the miniholdover frequency accuracy is exactly the same as the external oscillator accuracy plus the offset set by the
MCLKFREQ field in registers MCLK1 and MCLK2 (see Section 7.3).
7.7.2 T4 DPLL State Machine
The T4 DPLL state machine is simpler than the T0 DPLL state machine. The T4 DPLL does not generate any
output clock signals but it can be used to measure phase between two inputs and it can lock to an input to measure
the frequency and possibly stability of the input.
7.7.3 Bandwidth
The bandwidth of the T4 DPLL is configured in the T4BW register to be 18Hz to 70Hz.
The bandwidth of the T0 DPLL is configured in the T0ABW and T0LBW registers for various values from 18Hz to
400Hz. The AUTOBW bit in the MCR9 register controls automatic bandwidth selection. When AUTOBW = 1, the
T0 DPLL uses the T0ABW bandwidth during acquisition (not phase-locked) and the T0LBW bandwidth when
phase-locked. When AUTOBW = 0 the T0 DPLL uses the T0LBW bandwidth all the time, both during acquisition
and when phase-locked.
When LIMINT = 1 in the MCR9 register, the DPLL’s integral path is limited (i.e., frozen) when the DPLL reaches
minimum or maximum frequency. Setting LIMINT = 1 minimizes overshoot when the DPLL is pulling in.
29
DS3105
7.7.4 Damping Factor
The damping factor for the T0 DPLL is configured in the DAMP field of the T0CR2 register, while the damping
factor of the T4 DPLL is configured in the DAMP field of the T4CR2 register. The reset default damping factors for
both DPLLs are chosen to give a maximum jitter/wander gain peak of approximately 0.1dB. Available settings are a
function of DPLL bandwidth (configured in the T4BW, T0ABW, and T0LBW registers). See Table 7-4.
Table 7-4. Damping Factors and Peak Jitter/Wander Gain
BANDWIDTH
(Hz)
18
35
70 to 400
DAMP[2:0]
VALUE
DAMPING
FACTOR
GAIN PEAK
(dB)
1
2
3, 4, 5
1
2
3
4, 5
1
2
3
4
5
1.2
2.5
5
1.2
2.5
5
10
1.2
2.5
5
10
20
0.4
0.2
0.1
0.4
0.2
0.1
0.06
0.4
0.2
0.1
0.06
0.03
7.7.5 Phase Detectors
Phase detectors are used to compare a PLL’s feedback clock with its input clock. Several phase detectors are
available in the T0 and T4 DPLLs:
Phase/frequency detector (PFD)
Early/late phase detector (PD2) for fine resolution
Multicycle phase detector (MCPD) for large input jitter tolerance and/or faster lock times
These detectors can be used in combination to give fine phase resolution combined with large jitter tolerance. As
with the rest of the DPLL logic, the phase detectors operate at input frequencies up to 77.76MHz. The multicycle
phase detector detects and remembers phase differences of many cycles (up to 8191UI). When locking to 8kHz or
lower, the normal phase/frequency detectors are always used.
The T0 DPLL phase detectors can be configured for normal phase/frequency locking (±360° capture) or nearest
edge phase locking (±180° capture). With nearest edge detection the phase detectors are immune to occasional
missing clock cycles. The DPLL automatically switches to nearest edge locking when the multicycle phase detector
is disabled and the other phase detectors determine that phase lock has been achieved. Setting D180 = 1 in the
TEST1 register disables nearest edge locking and forces the T0 DPLL to use phase/frequency locking. The T4
DPLL always has nearest edge locking enabled.
The early/late phase detector, also known as phase detector 2, is enabled and configured in the PD2 fields of
registers T0CR2 and T0CR3 for the T0 DPLL and registers T4CR2 and T4CR3 for the T4 DPLL. The reset default
settings of these registers are appropriate for all operating modes. Adjustments only affect small signal overshoot
and bandwidth.
The multicycle phase detector is enabled by setting MCPDEN = 1 in the PHLIM2 register. The range of the
MCPD—from ±1UI up to ±8191UI—is configured in the COARSELIM field of PHLIM2. The MCPD tracks phase
position over many clock cycles, giving high jitter tolerance. Thus, the use of the MCPD is an alternative to the use
of LOCK8K mode for jitter tolerance. When a DPLL is direct locking to 8kHz, 4kHz, or 2kHz, or in LOCK8K mode,
the multicycle phase detector is automatically disabled.
30
DS3105
When USEMCPD = 1 in PHLIM2, the MCPD is used in the DPLL loop, giving faster pull-in but more overshoot. In
this mode the loop has similar behavior to LOCK8K mode. In both cases large phase differences contribute to the
dynamics of the loop. When enabled by MCPDEN = 1, the MCPD tracks the phase position whether or not it is
used in the DPLL loop.
When the input clock is divided before being sent to the phase detector, the divider output clock edge gets aligned
to the feedback clock edge before the DPLL starts to lock to a new input clock signal or after the input clock signal
has a temporary signal loss. This helps ensure locking to the nearest input clock edge, which reduces output
transients and decreases lock times.
7.7.6 Loss-of-Lock Detection
Loss-of-lock can be triggered by any of the following in both the T0 and T4 DPLLs:
The fine phase-lock detector (measures phase between input and feedback clocks)
The coarse phase-lock detector (measures whole cycle slips)
Hard frequency limit detector
Inactivity detector
The fine phase-lock detector is enabled by setting FLEN = 1 in the PHLIM1 register. The fine phase limit is
configured in the FINELIM field of PHLIM1.
The coarse phase-lock detector is enabled by setting CLEN = 1 in the PHLIM2 register. The coarse phase limit is
configured in the COARSELIM field of PHLIM2. This coarse phase-lock detector is part of the multicycle phase
detector (MCPD) described in Section 7.7.5. The COARSELIM field sets both the MCPD range and the coarse
phase limit, since the two are equivalent. If loss-of-lock should not be declared for multiple-UI input jitter, the fine
phase-lock detector should be disabled and the coarse phase-lock detector should be used instead.
The hard frequency limit detector is enabled by setting FLLOL = 1 in the DLIMIT3 register. The hard limit for the T0
DPLL is configured in registers DLIMIT1 and DLIMIT2. The T4 DPLL hard limit is fixed at ±80ppm. When the DPLL
frequency reaches the hard limit, loss-of-lock is declared. The DLIMIT3 register also has the SOFTLIM field to
specify a soft frequency limit. Exceeding the soft frequency limit does not cause loss-of-lock to be declared. When
the T0 DPLL frequency reaches the soft limit, the T0SOFT status bit is set in the OPSTATE register. When the T4
DPLL frequency reaches the soft limit, the T4SOFT status bit is set in OPSTATE.
The inactivity detector is enabled by setting NALOL = 1 in the PHLIM1 register. When this detector is enabled the
DPLL declares loss-of-lock after one or two missing clock cycles on the selected reference. See Section 7.5.3.
When the T0 DPLL declares loss-of-lock, the state machine immediately transitions to the loss-of-lock state, which
sets the STATE bit in the MSR2 register and requests an interrupt if enabled.
When the T4 DPLL declares loss-of-lock, the T4LOCK bit is cleared in the OPSTATE register, which sets the
T4LOCK bit in the MSR3 register and requests an interrupt if enabled.
7.7.7 Phase Build-Out
7.7.7.1 Automatic Phase Build-Out in Response to Reference Switching
When MCR10:PBOEN = 0, phase build-out is not performed during reference switching. The T0 DPLL always
locks to the selected reference at zero degrees of phase. With PBO disabled, transitions from a failed reference to
the next highest priority reference and transitions from holdover or free-run to locked mode cause phase transients
on output clocks as the T0 DPLL jumps from its previous phase to the phase of the new selected reference.
When MCR10:PBOEN = 1, phase build-out is performed during reference switching (or exiting from holdover). With
PBO enabled, if the selected reference fails and another valid reference is available, the device enters a temporary
holdover state in which the phase difference between the new reference and the output is measured and fed into
the DPLL loop to absorb the input phase difference. Similarly, during transitions from full-holdover, mini-holdover,
31
DS3105
or free-run to locked mode, the phase difference between the new reference and the output is measured and fed
into the DPLL loop to absorb the input phase difference. After a PBO event, regardless of the input phase
difference, the output phase transient is less than or equal to 5ns.
Any time that PBO is enabled it can also be frozen at the current phase offset by setting MCR10:PBOFRZ = 1.
When PBO is frozen, the T0 DPLL ignores subsequent phase build-out events and maintains the current phase
offset between inputs and outputs.
Disabling PBO while the T0 DPLL is not in the free-run or holdover states (locking or locked) causes a phase
change on the output clocks while the DPLL switches to tracking the selected reference with zero degrees of phase
error. The rate of phase change on the output clocks depends on the DPLL bandwidth. Enabling PBO (which
includes unfreezing) while locking or locked also causes a PBO event.
7.7.7.2 PBO Phase Offset Adjustment
An uncertainty of up to 5ns is introduced each time a phase build-out event occurs. This uncertainty results in a
phase hit on the output. Over a large number of phase build-out events, the mean error should be zero. The
PBOFF register specifies a small fixed offset for each phase build-out event to skew the average error toward zero
and eliminate accumulation of phase shifts in one direction.
7.7.8 Input to Output (Manual) Phase Adjustment
When phase build-out is disabled (PBOEN = 0 in MCR10), the OFFSET registers can be used to adjust the phase
of the T0 DPLL output clocks with respect to the selected reference when locked. Output phase offset can be
adjusted over a ±200ns range in 6ps increments. This phase adjustment occurs in the feedback clock so that the
output clocks are adjusted to compensate. The rate of change is therefore a function of DPLL bandwidth. Simply
writing to the OFFSET registers with phase build-out disabled causes a change in the input to output phase, which
can be considered to be a delay adjustment. Changing the OFFSET adjustment while in free-run or holdover state
does not cause an output phase offset until it exits the state and enters one of the locking states.
7.7.9 Phase Recalibration
When a phase buildout occurs, either automatic or manual, the feedback frequency synthesizer does not get an
internal alignment signal to keep it aligned with the output dividers, and therefore the phase difference between
input and output can become incorrect. Setting the FSCR3:RECAL bit periodically causes a recalibration process
to be executed, which corrects any phase error that may have occurred.
During the recalibration process the device puts the DPLL into mini-holdover, internally ramps the phase offset to
zero, resets all clock dividers, ramps the phase offset to the value stored in the OFFSET registers, and switches
the DPLL out of mini-holdover. If the OFFSET registers are written during the recalibration process, the process
ramps the phase offset to the new offset value.
32
DS3105
7.7.10 Frequency and Phase Measurement
The T4 DPLL can measure frequency by locking onto any input. It can also measure phase between the T0
selected reference and any input by setting the T0CR1.T4MT0 bit.
Accurate measurement of frequency and phase can be accomplished using the DPLLs. The T0 DPLL is always
monitoring its selected reference, but the T4 DPLL can be configured as a high-resolution phase monitor. The
REFCLK signal accuracy after being adjusted with MCLKFREQ is used for the frequency reference. Software can
then connect the T4 DPLL to various input clocks on a rotating basis to measure phase between the T0 DPLL input
and another input. See the T4FORCE field of MCR4.
DPLL frequency measurements can be read from the FREQ field spanning registers FREQ1, FREQ2, and FREQ3.
This field indicates the frequency of the selected reference for either the T0 DPLL or the T4 DPLL, depending on
the setting of the T4T0 bit in MCR11. This frequency measurement has a resolution of 0.0003068ppm over a
±80ppm range. The value read from the FREQ field is the DPLL’s integral path value, which is an averaged
measurement with an averaging time inversely proportional to DPLL bandwidth.
DPLL phase measurements can be read from the PHASE field spanning registers PHASE1 and PHASE2. This
field indicates the phase difference seen by the phase detector for either the T0 DPLL or the T4 DPLL, depending
on the setting of the T4T0 bit in MCR11. This phase measurement has a resolution of approximately 0.703 degrees
and is internally averaged with a -3dB attenuation point of approximately 100Hz. Thus, for low DPLL bandwidths
the PHASE field gives input phase wander in the frequency band from the DPLL corner frequency up to 100Hz.
This information could be used by software to compute a crude MTIE measurement.
For the T0 DPLL the PHASE field always indicates the phase difference between the selected reference and the
internal feedback clock. The T4 DPLL, however, can be configured to measure the phase difference between two
input clocks. When T0CR1:T4MT0 = 1, the T4 DPLL locking capability is disabled and the T4 phase detector is
configured to compare the T0 DPLL selected reference with another input by using the T4FORCE field of MCR4.
This feature can be used, for example, to measure the phase difference between the T0 DPLL’s selected reference
and its next highest priority reference. Software could compute MTIE and TDEV with respect to the T0 DPLL
selected reference for any or all the other input clocks.
When comparing the phase of the T0 selected references and a T4 forced input by setting T0CR1:T4MT0 = 1,
several details must be considered. In this mode, the T4 path receives a copy of the T0 selected reference, either
directly or through a divider to 8kHz. If the T4 selected reference is divided down to 8kHz using LOCK8K or DIVN
modes (see Section 7.4.2), the copy of the T0 selected reference is also divided down to 8kHz. If the T4 selected
reference is configured for direct-lock mode, the copy of the T0 selected reference is not divided down and must be
the same frequency as the T4 forced input. See Table 7-5 for more details. (While T0CR1:T4MT0 = 1, the T0 path
continues to lock to the T0 selected reference in the manner specified in the corresponding ICR register.)
33
DS3105
Table 7-5. T0 DPLL Adaptation for the T4 DPLL Phase Measurement Mode
LOCKING
MODE FOR T0
SELECTED
REFERENCE
LOCKING
MODE FOR
COPY OF T0
SELECTED
REFERENCE
FREQUENCY OF THE
T4 FORCED
REFERENCE FOR
T4MT0 PHASE
MEASUREMENT
FREQUENCY OF THE
T0 SELECTED
REFERENCE FOR
T4MT0 PHASE
MEASUREMENT
DIRECT
LOCK8K
8kHz
8kHz
LOCK8K
LOCK8K
8kHz
8kHz
DIVN (8K)
DIVN
8kHz
8kHz
DIVN (not 8K)
DIRECT
8kHz
8kHz
DIVN (not 8K)
Any
DIRECT
DIRECT
Any
DIRECT
Same as the T4 forced
reference input
frequency
Same as the T4 forced
reference input
frequency
Same as the T0 selected
reference input
(1)
frequency
Same as the T0 selected
reference input
(1)
frequency
LOCKING MODE
FOR T4
FORCED
REFERENCE
LOCK8K or
DIVN(8K)
LOCK8K or
DIVN(8K)
LOCK8K or
DIVN(8K)
LOCK8K or
DIVN(8K)
Note 1: In this case, the T0 select reference must be the same frequency as the T4 selected reference.
Note 2: If the T4 selected reference frequency is 8kHz and the T0 selected reference is a different frequency, the two references can be
compared by configuring the T4 forced reference for 8kHz and LOCK8K mode. This forces the copy of the T0 selected reference to be divided
down to 8kHz using either LOCK8K or DIVN mode.
Note 3: DIVN(8K) means that the FREQ field is set to 8kHz, DIVN(not 8K) means the FREQ field is not set to 8kHz.
7.7.11 Input Jitter Tolerance
The device is compliant with the jitter tolerance requirements of the standards listed in Table 1-1. When using the
±360°/±180° PFD, jitter can be tolerated up to the point of eye closure. Either LOCK8K mode (see Section 7.4.2.2)
or the multicycle phase detector (see Section 7.7.5) should be used for high jitter tolerance.
7.7.12 Jitter Transfer
The transfer of jitter from the selected reference to the output clocks has a programmable transfer function that is
determined by the DPLL bandwidth. (See Section 7.7.3.) In the T0 DPLL, the 3dB corner frequency of the jitter
transfer function can be set to any of 7 positions from 18Hz to 400Hz. In the T4 DPLL the 3dB corner frequency of
the jitter transfer function can be set to various values from 18Hz to 70Hz.
7.7.13 Output Jitter and Wander
Several factors contribute to jitter and wander on the output clocks, including:
Jitter and wander amplitude on the selected reference (while in the locked state)
The jitter transfer characteristic of the device (while in the locked state)
The jitter and wander on the local oscillator clock signal (especially wander while in the holdover
state)
The DPLL in the device has programmable bandwidth (see Section 7.7.3). With respect to jitter, the DPLL behaves
as a lowpass filter with a programmable pole. The bandwidth of the DPLL is normally set low enough to strongly
attenuate jitter.
34
DS3105
7.8
Output Clock Configuration
A total of four output clock pins, OC3, OC6, FSYNC, and MFSYNC, are available on the device. Output clocks OC3
and OC6 are individually configurable for a variety of frequencies. Output clocks FSYNC and MFSYNC are more
specialized, serving as an 8kHz frame sync (FSYNC) and a 2kHz multiframe sync (MFSYNC). Table 7-6 provides
more detail on the capabilities of the output clock pins.
Table 7-6. Output Clock Capabilities
OUTPUT
CLOCK
OC3
SIGNAL
FORMAT
CMOS/TTL
OC6
LVDS/LVPECL
FSYNC
MFSYNC
CMOS/TTL
FREQUENCIES SUPPORTED
Frequency selection per Section 7.8.2.3 and Table 7-7 to Table 7-13.
8kHz frame sync with programmable pulse width and polarity.
2kHz multiframe sync with programmable pulse width and polarity.
7.8.1 Signal Format Configuration
Output clock OC6 is an LVDS-compatible, LVPECL level-compatible outputs. The type of output can be selected or
the output can be disabled using the OC6SF configuration bits in the MCR8 register. The LVPECL level-compatible
mode generates a differential signal that is large enough for most LVPECL receivers. Some LVPECL receivers
have a limited common-mode signal range that can be accommodated for by using an AC-coupled signal. The
LVDS electrical specifications are listed in Table 10-5, and the recommended LVDS termination is shown in Figure
10-1. The LVPECL level-compatible electrical specifications are listed in Table 10-6, and the recommended
LVPECL receiver termination is shown in Figure 10-3. These differential outputs can be easily interfaced to LVDS,
LVPECL, and CML inputs on neighboring ICs using a few external passive components. See App Note HFAN-1.0
for details.
Output clocks OC3, FSYNC, and MFSYNC are CMOS/TTL signal format.
7.8.2 Frequency Configuration
The frequency of output clocks OC3 and OC6 is a function of the settings used to configure the components of the
T0 and T4 PLL paths. These components are shown in the detailed block diagram of Figure 7-1.
The DS3105 uses digital frequency synthesis (DFS) to generate various clocks. In DFS a high-speed master clock
(204.8MHz) is divided down to the desired output frequency by adding a number to an accumulator. The DFS
output is a coding of the clock output phase that is used by a special circuit to determine where to put the edges of
the output clock between the clock edges of the master clock. The edges of the output clock, however, are not
ideally located in time, resulting in jitter with an amplitude typically less than 1ns pk-pk.
7.8.2.1 T0 and T4 DPLL Details
See Figure 7-1. The T0 and T4 forward-DFS blocks use the 204.8MHz master clock and DFS technology to
synthesize internal clocks from which the output and feedback clocks are derived. The T4 DPLL only has a single
DFS output clock signal, whereas there are two DFS output clock signals in the T0 DPLL—one for the output
clocks and one for the feedback clock.
In the T0 DPLL the feedback clock-signal output handles phase build-out or any phase offset configured in the
OFFSET registers. Thus the T0 DPLL output-clock signals and the feedback clock signal are frequency-locked but
may have a phase offset. The T0 and T4 feedback-DFS blocks are always connected to the T0 forward DFS and
the T4 forward DFS, respectively. The feedback DFS blocks synthesize the appropriate locking frequencies for use
by the phase-frequency detectors (PFDs). See Section 7.4.2.
35
DS3105
7.8.2.2 Output DFS and APLL Details
See Figure 7-1. The output clock frequencies are determined by two 2kHz/8kHz DFS blocks, two DIG12 DFS
blocks, and three APLL DFS blocks. The T0 APLL, the T0 APLL2, and the T4 APLL (and their output dividers) get
their frequency references from three associated APLL DFS blocks. All the output DFS blocks are connected to the
T0 DPLL.
The 2K8K DFS and FSYNC DFS blocks generate both 2kHz and 8kHz signals, which have about 1ns pk-pk jitter.
The FSYNC (8kHz) and MFSYNC(2 kHz) signals come from the FSYNC DFS block, which is always connected to
the T0 DPLL when not in independent mode (FSCR2:INDEP = 1). In independent mode they will be frequency
locked, but not phase aligned with the OC3 and OC6 outputs. The 2kHz and 8 kHz signals that can be output on
OC3 or OC6 always come from the 2K8K DFS, which is always connected to the T0 DPLL.
The DIG1 DFS can generate an N x DS1 or N x E1 signal with about 1ns pk-pk jitter. The DIG2 DFS can generate
an N x DS1, N x E1, 6.312MHz, 10MHz, or N x 19.44MHz clock with approximately 1ns pk-pk jitter. The frequency
of the DIG1 clock is configured by the DIG1SS bit in MCR6 and the DIG1F[1:0] field in MCR7. The frequency of the
DIG2 clock is configured by the DIG2AF and DIG2SS bits in MCR6 and the DIG2F[1:0] field in MCR7. DIG1 and
DIG2 can be independently configured for any of the frequencies shown in Table 7-7 and Table 7-8, respectively.
The APLL DFS blocks and their associated output APLLs and output dividers can generate many different
frequencies. The APLL DFS blocks are always connected to the T0 DPLL. The T0 APLL frequencies that can be
generated are listed in Table 7-10. The T0 APLL2 frequency is always 312.500MHz. The T4 APLL frequencies that
can be generated are listed in Table 7-12. The output frequencies that can be generated from the APLL circuits are
listed in Table 7-9.
36
DS3105
7.8.2.3 OC3 and OC6 Configuration
The following is a step-by-step procedure for configuring the frequencies of output clocks OC3 and OC6:
Use Table 7-9 to select a set of output frequencies for each APLL, T0 and T4. Each APLL can only
generate one set of output frequencies. (In SONET/SDH equipment, the T0 APLL is typically
configured for a frequency of 311.04MHz to get N x 19.44MHz output clocks to distribute to
system line cards.)
Determine from Table 7-9 the T0 and T4 APLL frequencies required for the frequency sets chosen
in step 2.
Configure the T0FREQ field in register T0CR1 as shown in Table 7-10 for the T0 APLL frequency
determined in step 3. Configure fields T4CR1:T4FREQ, T0CR1:T4APT0, and T0CR1:T0FT4
as shown in Table 7-12 for the T4 APLL frequency determined in step 3.
Using Table 7-9 and Table 7-13, configure the frequencies of output clocks OC3 and OC6 in the
OFREQn fields of registers OCR2 and OCR4 and the AOFn bits in the OCR5 register.
Table 7-14 lists all standard frequencies for the output clocks and specifies how to configure the T0 APLL and/or
the T4 APLL to obtain each frequency. Table 7-14 also indicates the expected jitter amplitude for each frequency.
Table 7-7. Digital1 Frequencies
DIG1F[1:0]
SETTING IN
MCR7
00
01
10
11
00
01
10
11
DIG1SS
SETTING IN
MCR6
0
0
0
0
1
1
1
1
FREQUENCY
(MHz)
2.048
4.096
8.192
16.384
1.544
3.088
6.176
12.352
JITTER
(pk-pk, ns,
typ)