LT8500
48-Channel LED PWM Generator
with 12-Bit Resolution and 50MHz
Cascadable Serial Interface
FEATURES
n
n
n
n
n
n
n
n
n
n
DESCRIPTION
3V to 5.5V Input Voltage
48 Independent PWM Outputs
TTL/CMOS Logic 50MHz Serial Data Interface
12-Bit (4096 Steps) PWM Width Resolution
6-Bit (64 Steps) PWM Correction
(±50% of Programmed PWM Width)
Up to 6.1kHz PWM Frequency (PWMCK = 25MHz)
Phase-Shift Option Reduces Switching Noise
Directly Controls Three LT3595A 16-Channel
LED Drivers
Diagnostic Information: Sync Error/Open LED Flags
56-Pin (6mm × 6mm × 0.78mm) TLA QFN Package
APPLICATIONS
Large Screen Display LED Backlighting
Mono-, Multi-, Full-Color LED Displays
n LED Billboards and Signboards
n Motor Control
n Industrial Control
n Automated Test Equipment
n Robotics
n
n
The LT®8500 is a pulse width modulation (PWM) generator with 48 independent channels. Each channel has an
individually adjustable 12-bit (4096-step) PWM register
and a 6-bit (64-step) ±50% correction register. All controls are programmable via a simple serial data interface.
Three banks of 16-channels each can be configured such
that they operate 120° out-of-phase with each other.
The LT8500 features two diagnostic information flags:
synchronization error and open LED. The flags are sent,
with additional state information, on the serial data interface during status read back. The 50MHz cascadable serial
data interface includes buffering and skew-balancing, making the chip suitable for PWM intensive applications such
as large screen LCD dynamic backlighting and mono-,
multi- and full-color LED displays. The LT8500 is also
ideally suited to control three LT3595A LED drivers.
All registered trademarks and trademarks are the property of their respective owners.
TYPICAL APPLICATION
5-WIRE
SERIAL
DATA
INTERFACE
OSC
48 PWM OUTPUTS
48 PWM OUTPUTS
48 PWM OUTPUTS
• • • • •
• • • • •
• • • • •
PWM[48:1]
SDI
SDO
SCKI
SCK0
LDIBLANK
LT8500 (1)
PWMCK
OPENLED
PWM[48:1]
SDI
SDO
SCKI
SCK0
LDIBLANK
LT8500 (2)
PWMCK
OPENLED
DIAGNOSTIC
CIRCUIT
••••
••••
PWM[48:1]
SDI
SDO
SCKI
SCK0
LDIBLANK
LT8500 (N)
PWMCK
OPENLED
••••
••••
••••
8500 TA01a
Rev C
Document Feedback
For more information www.analog.com
1
LT8500
PIN CONFIGURATION
(Note 1)
PWM29
PWM17
A5
PWM28
A6
PWM32
A7
PWM30
A8
PWM19
A9
PWM18
A10
PWM11
PWM10
PWM9
PWM16
PWM915
PWM14
B15
B3
B14
B4
B13
57
GND
B5
B12
B6
B11
B7
B10
B8
B9
A30
A29
A28
A27
A26
A25
A24
A23
A22
PWM12
PWM5
PWM8
SDI
SDKO
SCKI
OPENLED
PWM35
PWM45
A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21
PWM39
PWM40
PWM7
PWM6
LDIBLANK
PWMCK
VCC
SDO
PWM33
PWM34
PWM36
PWM46
PWM47
PWM20
PWM27
B16
B2
PWM48
PWM31
A4
B1
PWM41
PWM25
A3
PWM42
PWM26
PWM1
PWM21
PWM43
PWM23
A2
PWM38
PWM22
PWM13
A1 A40 A39 A38 A37 A36 A35 A34 A33 A32 A31
PWM2
PWM24
PWM4
PWM3
TOP VIEW
PWM37
VCC................................................................ –0.3V to 6V
SDI, SCKI, PWMCK, OPENLED,
LDIBLANK.......... –0.3V to Lesser of 6V and (VCC + 0.3V)
Operating Junction Temperature Range
(Note 2)................................................... –40°C to 125°C
Storage Temperature Range................... –65°C to 150°C
PWM44
ABSOLUTE MAXIMUM RATINGS
TJ PACKAGE
56-LEAD PLASTIC TLA QFN (6mm × 6mm)
TJMAX = 125°C, θJA = 35°C/W, θJC = 5°C/W
EXPOSED PAD (PIN 57) IS GND, MUST BE SOLDERED TO PCB
ORDER INFORMATION
LEAD FREE FINISH
TAPE AND REEL
PART MARKING*
PACKAGE DESCRIPTION
TEMPERATURE RANGE
LT8500ETJ#PBF
LT8500ETJ#TRPBF
LT8500TJ
56-Lead (6mm × 6mm) Plastic TLAQFN
–40°C to 125°C
LT8500ITJ#PBF
LT8500ITJ#TRPBF
LT8500TJ
56-Lead (6mm × 6mm) Plastic TLAQFN
–40°C to 125°C
Consult ADI Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.
Rev C
2
For more information www.analog.com
LT8500
ELECTRICAL
CHARACTERISTICS
The
l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. VCC = 3.3V, unless otherwise noted.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNIT
Supply
VCC
VCC Operating Voltage
l
3.0
l
l
l
l
4.0
2.7
5.5
V
1.0
0.6
V
V
V
V
Digital Inputs: SCKI, SDI, LDIBLANK, OPENLED, PWMCK
VIH
Input Logic Levels
High Level Voltage
VIL
Low Level Voltage
VCC = 5V
VCC = 3.3V
VCC = 5V
VCC = 3.3V
IIN
Input Current
Pin Voltage = VCC or GND Excluding OPENLED
–1
RPU
OPENLED Pull-Up Resistor
VCC = 5.5V
70
CIN
Input Capacitance (Note 4)
Pin to GND
100
1
µA
130
kΩ
3
pF
Digital Outputs: SCKO, SDO, PWM[48:1]
VOH
SDO, SCKO Output Voltages
High Level Voltage
VOL
VOH
PWM [48:1] Output Voltages
High Level Voltage
VOL
Low Level Voltage
Low Level Voltage
IOUT = –6mA, VCC = 5V
IOUT = –3mA, VCC = 3.3V
IOUT = 6mA, VCC = 5V
IOUT = 3mA, VCC = 3.3V
l
l
l
l
4.0
2.7
IOUT = –3mA, VCC = 5V
IOUT = –1.5mA, VCC = 3.3V
IOUT = 3mA, VCC = 5V
IOUT = 1.5mA, VCC = 3.3V
l
l
l
l
4.0
2.7
1.0
0.6
V
V
V
V
1.0
0.6
V
V
V
V
TIMING CHARACTERISTICS
The l denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. VCC = 3.3V, and all inputs are rail-to-rail unless otherwise noted.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNIT
fSCKI
Data Shift Clock Frequency
SCKI ↑ – SCKI ↑ (Figure 4)
l
50
MHz
fPWMCK
PWMCK Clock Frequency
PWMCK ↑ – PWMCK ↑ (Figure 5)
l
25
MHz
tWH-SCKI
Minimum SCKI High Time (Note 3)
SCKI = High
tWL-SCKI
Minimum SCKI Low Time (Note 3)
SCKI = Low
tWH-LDI
LDIBLANK Pulse Duration
(LDI Function)
LDIBLANK = High (Figure 4)
l
8
tWH-BLANK
LDIBLANK Pulse Duration
(BLANK Function)
LDIBLANK = High (Figure 4)
l
50,000
ns
tSU-SDI
SDI-SCKI Setup Time (Note 3)
SDI ↑↓ – SCKI ↑ (Figure 4)
l
3
ns
tHD-SDI
SCKI-SDI Hold Time (Note 3)
SCKI ↑ – SDI ↑↓ (Figure 4)
l
1.75
ns
tSU-LDI
SCKI-LDIBLANK Setup Time (Note 3)
SCKI ↑ – LDIBLANK ↑ (Figure 4)
SCKI 50% Duty Cycle
l
10
ns
tHD-LDI
LDIBLANK-SCKI Hold Time (Note 3)
LDIBLANK ↓ – SCKI ↑ (Figure 4)
l
5
tPD-SDO
SCKI-SDO Propagation Delay (Note 3)
SCKI ↑ – SDO ↑↓ (Figure 4)
l
15
25
ns
tPD-SCK
SCKI-SCKO Propagation Delay (Note 3)
SCKI ↑ – SCKO ↑ (Figure 4)
l
10
20
ns
tHD-SDO
SCKO-SDO Hold Time (Note 3)
SCKO ↑ – SDO ↑↓ (Figure 4)
l
2
ns
2
2.75
ns
5,000
ns
ns
ns
Rev C
For more information www.analog.com
3
LT8500
TIMING
CHARACTERISTICS l denotes the specifications which apply over the full operating temperature
The
range, otherwise specifications are at TA = 25°C. VCC = 3.3V, and all inputs are rail-to-rail unless otherwise noted.
SYMBOL
PARAMETER
CONDITIONS
MIN
tDC-SCK
SCKI-SCKO Duty Cycle Change (Note 4)
Difference Between SCKI = High Time
and SCKO = High Time, CLOAD = 25pF
tPD-PWM
PWMCK-PWM[48:1] Propagation Delay
(Note 3)
PWMCK ↑ – PWM ↑↓ (Figure 5)
TYP
MAX
UNIT
–0.2
l
32
ns
50
ns
tR-SDO
SDO, SCKO Rise Time (Note 4)
CLOAD = 25pF, 30% to 70%
2
ns
tF-SDO
SDO, SCKO Fall Time (Note 4)
CLOAD = 25pF, 70% to 30%
2
ns
tR-PWM
PWM[48:1] Rise Time (Note 4)
CLOAD = 25pF, 30% to 70%
12
ns
tF-PWM
PWM[48:1] Fall Time (Note 4)
CLOAD = 25pF, 70% to 30%
12
ns
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: The LT8500E is guaranteed to meet performance specifications
from 0°C to 125°C junction temperature. Specifications over the –40°C
to 125°C operating junction temperature range are assured by design,
characterization and correlation with statistical process controls. The
LT8500I is guaranteed over the full –40°C to 125°C operating junction
temperature range.
Note 3: Propagation delays, setup/hold times and hi times are measured
from 50% to 50%.
Note 4: This parameter is correlated to lab measurements and is not
subject to production testing.
Rev C
4
For more information www.analog.com
LT8500
TIMING DIAGRAM
tWH-LDI
tSU-SDI
tHD-SDI
1/fSCKI
tSU-LDI
tWH-SCKI
tHD-LDI
tWL-SCKI
SCKI
SDI
LDIBLANK
SCKO
SDO
8500 TD01
tPD-SDO
tPD-SCK
tHD-SDO
Rev C
For more information www.analog.com
5
LT8500
TYPICAL PERFORMANCE CHARACTERISTICS
For the ICC vs VCC Graphs, the Following Conditions
Apply: 23pF Load on SCKO. PWM Outputs Enabled: Duty Cycle = 1365/4096, 10pF Average Load on PWMs.
ICC vs VCC, SCKI = 0MHz,
SDI = 0MHz, PWMCK = 10MHz
ICC vs VCC, SCKI = 0MHz,
SDI = 0MHz, PWMCK = 25MHz
3.0
3.0
2.5
2.5
2.5
2.0
2.0
2.0
1.5
ICC (mA)
3.0
ICC (mA)
1.5
1.5
1.0
1.0
1.0
0.5
0.5
0.5
0
3
4
3.5
4.5
VCC (V)
5
0
5.5
3.5
4
8500 G01
4.5
VCC (V)
5
0
5.5
30
25
25
25
20
20
20
ICC (mA)
30
15
10
10
5
5
5
4
3.5
VOL (V)
0.6
4.5
VCC (V)
5
0
5.5
3
3.5
8500 G04
4
4.5
VCC (V)
VOL vs VCC
5
0.5
0.5
0.4
0.4
0.3
0.2
PWMs AT 3mA
SCKO, SDO AT 6mA
PWMs AT 1.8mA
0.1
0
0
1
2
3
VCC (V)
5
6
4.5
VCC (V)
5
5.5
8500 G03
3
3.5
4
4.5
VCC (V)
5
5.5
8500 G06
VOH vs VCC
0.3
0.2
PWMs AT 3mA
SCKO, SDO AT 6mA
PWMs AT 1.8mA
0.1
4
0
5.5
8500 G05
0.6
VCC – VOH (V)
3
4
15
10
0
3.5
ICC vs VCC, SCKI = 50MHz,
SDI = 25MHz, PWMCK = 25MHz
30
15
3
8500 G02
ICC vs VCC, SCKI = 20MHz,
SDI = 10MHz, PWMCK = 10MHz
ICC vs VCC, SCKI = 12MHz,
SDI = 6MHz, PWMCK = 0MHz
ICC (mA)
3
ICC (mA)
ICC (mA)
ICC vs VCC, SCKI = 0MHz,
SDI = 0MHz, PWMCK = 0MHz
0
0
8500 G07
1
2
3
VCC (V)
4
5
6
8500 G08
Rev C
6
For more information www.analog.com
LT8500
PIN FUNCTIONS
PWM[48:1] (Pins A1 to A24, A29 to A40, B1 to B10,
B15 to B16): Pulse Width Modulated (PWM) Output
Pins. Pulse width is determined by comparing the value
in the PWMRSYNC latches to an internal PWMCK counter.
Outputs are high when the value in the PWMCK counter
is less than the value in PWMRSYNC[n]. The PWM frequency is determined by the signal applied to the PWMCK
pin.
OPENLED (Pin B11): Not Open LED Input Pin. This input
passes diagnostic information to the host via the status
frame. When used with LT3595A LED drivers, it connects
to the wired-OR (open collector) OPENLED outputs which
indicate an open in one or more of the LED strings. The
user can run a self test on the LT8500 to detect which
PWM output is associated with an open LED string, or
other fault. This pin has an internal 100kΩ pull-up to the
VCC supply rail.
PWMCK (Pin A27): PWM Clock Input Pin. This pin provides PWM timing for the outputs. Each PWM signal is
generated by counting the pulses on this clock from zero
to the calculated value in the PWM synchronization register (PWMRSYNC). This clock is independent of SCKI.
SDI (Pin B14): Serial Data Input Pin. This pin provides
serial interface data to issue commands and set up the
individual PWM channels.
LDIBLANK (Pin A28): Latch Data In/Blank Input Pin. This
is a dual function pin.
LDI Function: The internal LDI signal is directly connected to the LDIBLANK pin. A logic high on the pin
always asserts the LDI function. The rising edge of
LDIBLANK captures the decoded command field
(CMD, CR[7:0]) of the shift register (SR[7:0]). The
high level of LDIBLANK latches data from the correction multiplier into the PWM Registers (PWMR).
When LDIBLANK is high, status information is loaded
into the shift register (SR) to shift out on SDO when
the next frame shifts in on SDI. See more details in
the Operation section.
BLANK Function: Asserting LDIBLANK high for more
than 50µs turns off all PWM[48:1] outputs and resets
the chip. To avoid inadvertently resetting the chip, do
not assert LDIBLANK high for more than 5µs.
SDO (Pin A25): Serial Data Output Pin. This pin is the
output of the shift register (SR), and cascades data to
downstream chips or returns data to the host.
SCKI (Pin B12): Serial Clock Input Pin. This clock pin
provides timing for the serial interface and the calculation
of PWM values in the correction multiplier. This clock is
independent of PWMCK.
VCC (Pin A26): Supply Pin. 3.0V to 5.5V. Must be locally
bypassed with a capacitor to ground.
SCKO (Pin B13): Serial Clock Output Pin. Buffered pass
through of SCKI. This pin cascades the clock to the next
chip or to the host.
GND (Exposed Pad Pin 57): This is the ground reference
for the chip.
Rev C
For more information www.analog.com
7
LT8500
BLOCK DIAGRAM
A26
B11
B14
B12
VCC
OPENLED
100k
CRD, PHS, SYC,
OLT, CR[4:7]*
SDI
SD
LD
SCKI
STATUS (COR’s, OLED’s)
PD
SHIFT REGISTER (SR[0:583])*
CR[0:7]*
SDO
POR
A25
FRAME DATA (SR[8:583])*
8
288 = {SR[14:19], SR[26, 31],..., SR[578:583]}*
6
A28
LDIBLANK
LD
CTRL
COR[n]
6
A27
×48
288
PWMCK
SEL CORRECTION
MULTIPLIER
LD
576
SCKO
PWM CHANNEL
12
EN
PWMR[n]
12
EN PWMRSYNC[n]
57
B13
PWMxx
12
12-BIT PWM
GENERATION
GND
×48
PWMCK
COUNTER
*REVERSE INDEXING IS USED TO INDICATE PHYSICAL BIT ORDER.
8500 BD
Figure 1. Block Diagram
Rev C
8
For more information www.analog.com
LT8500
OPERATION
OVERVIEW
The LT8500 controls 48 pulse width modulated
(PWM[48:1]) outputs, suitable for control applications
such as driving three LT3595A LED drivers. The chip’s
operation is best understood by referring to the Block
Diagram in Figure 1.
Update frames are used to serially load the 12-bit values
for each of the 48 PWM channels. The LT8500 contains
a correction multiplier that can automatically scale the
12-bit PWM channel data before it’s stored. By default,
the correction multiplier is enabled and scales incoming
channel data according to:
The major blocks inside the LT8500 are: a 584-bit
shift register (SR[0:583]), 48 6-bit correction registers
(COR[1:48]), a correction multiplier, 48 PWM channels
and a PWMCK clock counter. Each PWM channel stores
data for the associated PWMx output pin and includes a
PWM register (PWMR) and a PWM synchronization register (PWMRSYNC). The lower 8 bits of the 584-bit shift
register are the command register (CR[0:7]) and the rest
of the shift register contains the frame data.
⎛ 2 ⎞ ⎛ COR n + 32 ⎞
PWMOUTn = CHANn(NOM) • ⎜ ⎟ • ⎜
⎟
⎝3⎠ ⎝
64
⎠
A comparison of a channel’s PWMRSYNC register to the
PWMCK counter generates the respective PWM output
signal. The input of the 584-bit shift register (SR[0]) is
connected to the SDI signal. SDI is also an input to the
correction multiplier. The output of the 584-bit shift register (SR[583]) is connected to SDO.
PWMOUTn = CHANn(NOM)
The user communicates with the part by controlling the
serial interface pins SDI, SCKI and LDIBLANK. A serial
data frame, called a command frame, is shifted into the
part on SDI using SCKI as the clock signal. At the same
time, the status frame is shifted out on SDO. A rising edge
on the LDIBLANK pin terminates a frame. A frame consists of a 12-bit data field for each PWM channel, followed
by an 8-bit command field, totaling (12 × 48) + 8 = 584
bits. The data is transmitted with the most significant
channel first, and each field is transmitted MSB first.
The frame formats and timing are illustrated in Figure 3
and Figure 4, respectively. There are eight commands,
two of which update the PWM[48:1] outputs. The commands are summarized in Table 2. Within this document,
command frames will be referred to by the commands
they issue, such as “update frame” or “correction frame.”
With a 50MHz SCKI, a single frame can be transmitted in
11.7µs (584 SCKIs + LDI), for a frame rate of 85.5kHz.
A 25MHz PWMCK creates a PWM period (4096 PWMCKs)
of 164µs, or a PWM output frequency of 6.1kHz.
where PWMOUTn is the number of PWMCK cycles that
PWMn is high, CHANn(NOM) is the nth channel field in
the frame, and CORn is the nth programmed correction
setting (CORn = 0 to 63). See Table 1 for examples.
Otherwise, when the correction multiplier is disabled, the
incoming data is stored unchanged:
The correction multiplier is disabled by the correction register disable bit (CRD), which is toggled by the correction
toggle command (CMD = 0x7X). By default, the correction
multiplier is enabled after power-up and the CRD bit is low.
The result generated by the correction multiplier moves
to the respective PWMRSYNC register after an update
frame. An update frame does this either synchronously
or asynchronously. A synchronous update frame will copy
the data to the PWMR on the subsequent rising edge of
LDI which marks the end of the frame, and then from the
PWMR to the PWMRSYNC register at the beginning of a
PWM period. A PWM period starts when the free-running
PWMCK counter is zero. Otherwise, the asynchronous
update frame will copy the data from the correction multiplier, through the PWMR to the PWMRSYNC at the same
time, on the subsequent rising edge of LDI which marks
the end of the frame.
As soon as the PWMRSYNC registers are updated with
their new values, the PWM outputs will reflect the update.
As mentioned earlier, the PWMR outputs are generated
by comparing the respective PWMRSYNC values to the
PWMCK counter.
Rev C
For more information www.analog.com
9
LT8500
OPERATION
START-UP
SERIAL DATA INTERFACE
The LT8500 is ready to communicate after power-up, if
the LDIBLANK pin is low. The PWM[48:1] outputs remain
disabled (logic 0) until an output enable frame is sent. The
recommended sequence of events for start-up is:
The LT8500 has a 50MHz cascadable serial data interface
with full buffering and skew balancing on clock and data.
The interface uses a novel 5-wire (LDIBLANK, SCKI, SDI,
SCKO, and SDO) topology and can be connected to a
variety of digital controllers, such as microcontrollers,
digital signal processors (DSPs), or field programmable
gate arrays (FPGAs).
1. Apply power and drive LDIBLANK low. SDO will go low
when the on-chip power-on-reset (POR) de-asserts.
2. Send a correction register frame (CMD = 0x20) on
the serial interface. This sets the correction factor on
each channel.
3. Send an update frame (CMD = 0x00 or CMD = 0x10)
on the serial interface. This sets the pulse width of
each channel.
4. Send an output enable frame (CMD = 0x30) on the
serial interface. This enables the modulated pulses on
the PWM[48:1] outputs.
The PWM clock (PWMCK) should be turned on before
step 4. The start of a PWM period, when all PWM[48:1]
channels turn on, is synchronized to the output enable
frame when the outputs are disabled prior to the frame.
Topology
Two topologies shown in Figure 2 are supported for cascading the LT8500. For higher speeds and a large number of LT8500s, consider the novel 5-wire topology. For
lower speeds and few LT8500s, consider the conventional
4-wire topology. Whichever topology is used, signal integrity should be carefully evaluated, especially for the clocks.
The 5-wire topology eliminates the need for global SCKI
routing and reduces the need for buffer insertion for the
SCKI signal. Instead, it provides the SCKO signal along
with the SDO signal to drive the next chip. The skew inside
the chip between the SCKI and SDI signals is balanced
internally. The skew outside the chip between the SCKO
and SDO signals can be easily balanced by parallel routing
Novel 5-Wire Topology
LDI
SCKI
SDI
HOST
CONTROLLER
LDI
SCKI
SCK0
SDI
SDO
LT8500 (1)
LDI
SCKI
SCK0
SDI
SDO
LT8500 (2)
LDI
SCKI
SCK0
SDI
SDO
LT8500 (N)
SDO
SCKO
Conventional 4-Wire Topology
LDI
SCKI
SDI
HOST
CONTROLLER
LDI
SCKI
SDI
SDO
LT8500 (1)
LDI
SCKI
SDI
SDO
LT8500 (2)
SDO
LDI
SCKI
SDI
SDO
LT8500 (N)
8500 F02
Figure 2. Serial Interface Topologies
Rev C
10
For more information www.analog.com
COR 48, 6 BITS
MSB
MSB
COR FRAME
STATUS FRAME
LSB
LSB
0
X
0
X
PWM 48, 12 BITS
0
X
COMMAND REGISTER (CR):
SEE TABLE 2 FOR COMMAND REGISTER DECODING.
COR 48, 6 BITS
MSB
UPDATE FRAME
0
X
For more information www.analog.com
NOL48
X
MSB
MSB
MSB
LSB
LSB
STATUS FRAME:
NOL48-NOL1:
CR[7:4]:
OLT:
SYC:
PHS:
CRD:
COR 1, 6 BITS
COR 1, 6 BITS
0
X
0
X
0
X
0
X
NOL1
X
CR[7:4]
MSB
LSB MSB
LSB
LSB
8500 F03
OLT SYC PHS CRD
CR, 8 BITS
CR, 8 BITS
FAULT = 0, OK = 1
LAST COMMAND
OPENLED TESTED = 1, OPENLED NOT TESTED = 0
OUT-OF-SYNC = 1, OK = 0
PHASE-SHIFTED = 1, NOT SHIFTED = 0
CORRECTION DISABLED = 1, CORRECTION ENABLED = 0
0
X
PWM 1, 12 BITS
Figure 3. Serial Data Frame Format
0
X
LSB
584 BITS
LT8500
OPERATION
Rev C
11
12
For more information www.analog.com
SDO
SCKO
PWMRs
CORs
SR[1]
SR[0]
SDI
SCKI
LDI
COR 48
MSB
COR 48
MSB
COR 48
MSB-1
4
CR2
DC 48
MSB-3
CR0
CR1
CR1
582
tHD-SDI
COR 48
MSB-4
COR 48
MSB-5
tSU-SDI
583
CR1
CR0
PHS
CRD
PWM 48
MSB
PWM 48
MSB-1
0
tHD-SDO
tPD-SDO
tPD-SCK
4
COR 48
MSB
(PRIOR)
STATUS DATA
COR 48
MSB (NEW)
583
0
COR 48
MSB-1
(PRIOR)
Figure 4. Serial Data Input and Output Timing Chart
INPUT DATA
582
CR2
CR1
582
CR0
CRD
582
AFTER A CORRECTION FRAME (CMD = 0x2X)
CRD
PWM 48
MSB
0
ALL PWM REGISTERS ARE UPDATED FROM CORRECTION MULTIPLIER ON LDI AFTER AN UPDATE FRAME (CMD = 0x2X or 0x1X)
ALL CORRECTION REGISTERS UPDATED FROM SHIFT REGISTER ON LDI
0
1/fSCK1
tWL-SCKI tWH-SCKI tSU-LDI tWH-LDI tHD-LDI
PWM 48
MSB
583
CR1
CR0
583
PHS
CRD
8500 F04
COR 48
MSB (NEW)
X
LT8500
OPERATION
Rev C
LT8500
OPERATION
these two signals between chips. When properly balanced
in this way, the SCKO/SDO timing will meet the timing
requirements of SCKI/SDI on the next cascaded chip,
enabling faster clock speeds and more chips in cascade.
The host controller sends the SDI signal with the SCKI
signal, and receives the SDO signal with the SCKO signal.
The controller will see skew between SCKI and SCKO,
and will need to operate on two clock planes depending
on the number of cascaded LT8500s and system timing
constraints. A duty cycle change (tDC-SCK ) will also occur
between SCKI and SCKO, limiting the number of LT8500s
in a chain, depending on SCKI speed. This change results
from a slight difference in propagation delays of the positive and negative edges of SCKI. LDIBLANK skew between
chips may require balancing in timing critical systems,
otherwise the host should increase the delay between
SCKI and LDI to avoid violating LDI to SCKI setup and
hold times (tSU-LDI and tHD-LDI). In summary, the 5-wire
topology extends the maximum number of cascadable
chips, boosts the series data interface clock frequency,
eliminates global SCKI routing, reduces the need of buffer insertion for SCKI signals, and offers an easier PCB
layout. In a low-speed application with a small number of
cascaded chips, the 5-wire topology can be simplified to
the 4-wire topology by ignoring the SCKO output.
In a 4-wire topology, the LDIBLANK and SCKI signals
need global routing while the SDI signal only needs local
routing between chips. SCKO is ignored. When a large
number of chips are in cascade, or long board traces
are used, external clock-tree buffers with corresponding
driving capability might be needed for the LDIBLANK and
SCKI signals to minimize signal skews. The propagation
delay caused by the buffer insertion on the SCKI signal
yields the skew between the SCKI and SDI signals, which
usually requires balancing. Since both the SDI and SDO
signals require the same SCKI signal to send and receive,
the propagation delay between the SDI and SDO signals
limits the number of chips in cascade and the series data
interface clock frequency.
Communication
Figure 3 shows two command frames sent on SDI, and
one status frame received on SDO. All the frames have
the same 584-bit length and are transmitted with the most
significant channel first, and each field is transmitted with
MSB first. The command frames are sent with the SCKI
signal and the status frame is received with the SCKO
signal. The command field determines the function of a
frame, according to Table 2. The status frame consists of
the four MSB’s of the last command (CR[7:4]), the open
LED self test bit (OLT), the synchronization error status
bit (SYC), the phase-shift status bit (PHS), the correction
register disable status bit (CRD), and individual OPENLED
fault bits (NOL[48:1]), as well as each 6-bit correction
register (COR[48:1]). Logic zeros fill in the unused bits
of the status frame. Refer to Figure 3.
Figure 4 illustrates the timing relationship among serial
input and serial output signals in more detail. One correction register frame followed by an update frame is sent
through the SDI, SCKI, and LDIBLANK pins. At the same
time, two status frames are received through the SDO,
SCKO, and LDIBLANK pins. The rising edges of SCKI shift
a frame of data into shift register SR[0:583]. After 584
clock cycles, all bits of data sit in the shift register waiting
for the LDI signal. An asynchronous LDIBLANK “high”
signal captures the decoded 8-bit CMD field (CR[7:0]),
executing commands and routing data accordingly. At
the same time, a frame of status information, including
the 4 MSB’s of the CMD field (CR[7:4]), status bits, COR
registers, and individual open LED fault flags, is parallel
loaded into the 584-bit shift register and will be shifted
out as the next frame shifts in.
LDIBLANK = LDI + BLANK
The LDIBLANK pin is a dual function input, determined by
the duration of a logic high on the pin. LDI is the latch data
input, which signals the end of a frame and executes the
command in the CMD field (CR[7:0]). The BLANK signal
turns off the PWM[48:1] outputs and performs a global
reset of the part, including the shift register in the serial
interface. A logic high on LDIBLANK always asserts LDI,
while a logic high greater than the minimum LDIBLANK
pulse duration for BLANK (tWH-BLANK) also asserts BLANK.
BLANK will never be asserted if the pin is held high less than
the maximum LDIBLANK pulse duration for LDI (tWH-LDI).
Between maximum tWH-LDI and minimum tWH-BLANK,
BLANK becomes asserted at an undetermined time.
Rev C
For more information www.analog.com
13
LT8500
OPERATION
A rising edge on the LDI signal is always interpreted as
the end of a frame. The next rising edge of SCKI after the
falling edge of LDIBLANK is always interpreted as the start
of a new frame. An out-of-sync error bit (SYC) is provided
in the status frame to alert the system if the part saw an
LDI unexpectedly. This occurs when LDI and SCKI are
both hi, or when LDI is hi on other than a frame boundary
(n • 584 SCKI’s). The SYC bit is for information only, it has
no other effect on the part. If the SYC bit is set, none of
the other data in the status frame is reliable and the effect
of the prior frame is unknown; the LT8500 assumes the
system’s timing of the LDI is correct and considers the
next SCKI as the start of the next frame.
OPENLED
The OPENLED pin provides status information to the host
by reporting its state in the status frame. The state of
the pin is captured by each rising edge of PWMCK and
is reported in two ways. In typical use, the status frame
receives the captured state of the pin on the rising edge
of the first SCKI after LDIBLANK goes low. This state is
duplicated 48 times and reported in the LSB of each PWM
channel in the status frame. The state will normally be a
logic “1” due to the on-chip pull-up resistor.
Alternatively, the LT8500 supports a diagnostic self test
frame (CMD = 0x5X) that reports the OPENLED state differently. In this case, the LT8500 sequentially pulses
PWM[1] through PWM[48] high for 64 PWMCK cycles
each. The state of the OPENLED pin is captured for each
channel while the corresponding PWM pin is high. This bychannel data is shifted out in the status frame as the next
frame is shifted in. In addition, the status frame will set
the open LED test bit (OLT), indicating that the OPENLED
data in the current status frame is from the self test. The
status frame will return to typical reporting on the following frame. When the LT8500 is used with the LT3595A, the
OPENLED pin and the self test provide a diagnostic routine
to identify the location of open LED faults. See “Diagnostic
Information Flags” in the Applications Information section.
OUTPUTS
After power-up or reset, no PWM[48:1] output will turn on
until an output enable frame is sent. The 12-bit PWMCK
counter is free-running from the PWMCK clock when
outputs are enabled. When an output enable frame is sent,
the PWMCK counter increments to one on the second rising edge of PWMCK after the rising edge of LDIBLANK,
as shown in Figure 5. By default, all outputs with nonzero values in PWMRSYNC will turn on when the PWMCK
counter is one. Alternatively, if the phase-shift bit (PHS)
is set, the PWM[48:1] outputs will turn on as illustrated in
the phase-shift synchronous updates in Figure 6, case A.
Further discussion of the phase-shift function follows.
Each subsequent rising edge of PWMCK increases the
PWMCK counter by one. Any PWM channel will be turned
off when its PWMRSYNC value is equal to the value in
the PWMCK counter. An output disable frame resets the
PWMCK counter immediately after LDI, and turns off all
the PWM channels on the next rising edge of PWMCK after
LDI. Figure 5 shows the PWM output enable timing chart.
1
fPWMCK
PWMCK
tPD-PWM
0
1
2
3
LDI, CMD = 0x30
8500 F05
PWM
Figure 5. PWM Output Enable Timing Chart
Assumes Outputs Were Previously Disabled
PHASE DIFFERENCE BETWEEN 16-CHANNEL BANKS
By default, the rising edges of all PWM[48:1] channels
occur on the same rising edge of PWMCK. This event
begins a PWM period of 4096 PWMCK cycles. The
LT8500 provides a phase-shift toggle command (CMD =
0x6X) to reduce system noise and current spikes resulting from 48 pins switching at once. The function of this
command is illustrated in Figure 6, case A. In phase-shift
mode, the PWM[48:1] outputs are divided into three
16-channel banks that are 120 degrees out-of-phase
with each other within a PWM period. This means that
channels PWM[48:33] will turn on with the rising edge of
PWMCK(1), then channels PWM[32:17] will turn on with
the rising edge of PWMCK(1365), 1/3 of the PWM period,
and channels PWM[16:1] will turn on with the rising edge
of PWMCK(2730), 2/3 of the PWM period.
Rev C
14
For more information www.analog.com
LT8500
OPERATION
Table 1. Example PWM Width Calculations (Base 10) with Correction Enabled (CRD = 0)
A
PWM UPDATE VALUE
SENT ON SDI
B
PRESCALED PWM
(A • 2/3)
C
CORRECTION REGISTER
(COR) VALUE
D
MULTIPLIER
(C + 32)/64
E
PWM WIDTH (B•D)
(IN UNITS OF tPWMCK)
3
2
63
1.484375
3
120
80
63
1.484375
119
120
80
32
1.0
80
120
80
0
0.5
40
1200
800
63
1.484375
1188
1200
800
32
1.0
800
1200
800
0
0.5
400
4095
2730
63
1.484375
4052
4095
2730
32
1.0
2730
4095
2730
0
0.5
1365
PWM CALCULATION BY DIGITAL MULTIPLICATION OF
CORRECTION REGISTER AND PWM UPDATE VALUES
The correction multiplier is used to automatically scale
the 12-bit PWM channel data before storing the PWM
update value for the respective channel. The correction
multiplier is disabled by the correction register disable
bit (CRD), which is toggled by the correction toggle command (CMD=0x7X). When the correction multiplier is disabled, the incoming data is stored unchanged:
PWMOUTn = CHANn(NOM)
The correction multiplier is enabled by default (CRD=0)
and scales incoming channel data according to:
⎛ 2 ⎞ ⎛ DCRn + 32 ⎞
GSRn(CALC) = GSRn (NOM) • ⎜ ⎟ • ⎜
⎟⎠
⎝ 3⎠ ⎝
64
where PWMOUTn is the number of PWMCK cycles that
PWMn is high, CHANn(NOM) is the nth channel field in
the frame, and CORn is the nth programmed correction
setting (CORn = 0 to 63). See Table 1 for examples.
The 6-bit COR value sets a multiplier of 0.5X to ~1.5X
(exactly 1.484375, or ((63 + 32)/64)) with 64 values and
a midrange, signifying a multiple of 1.0, at 32 (0x20).
In order to avoid overflow in the PWM registers when
the multiplier is greater than 1.0, the nominal PWM
update value (CHANn) is first prescaled on chip by 2/3.
This means that the full-scale width for a channel with a
multiplier of 1.0 (CHANn = 4095, CORn = 32) will result
in a PWMOUTn width of 4095 • (2/3) • 1.0 = 2730, not
4095. So, a correction multiplier of ~1.5 (CORn = 63)
yields a corrected PWM width of 4052 = 4095 • (2/3) •
1.484375. The PWMOUTn width is always rounded to the
nearest whole number. Table 1 shows examples of PWM
calculations for selected register values. This means the
maximum PWM duty cycle with CRD=0 is 4052/4096, and
with CRD=1 it is 4095/4096.
COMMAND DESCRIPTIONS
The LT8500 implements eight commands, outlined in
Table 2. The commands (CMD) are encoded in the eight
LSB’s of a command frame, and so reside in the eight
LSB’s of the shift register when a frame has been completely shifted in. The command field is executed by the
rising edge of LDI. Only the four MSB’s of the command
field are decoded for commands.
Synchronous Update Frame: CMD = 0x0X
A synchronous update frame updates PWM[48:1] with the
data in the frame, after processing through the Correction
Multiplier. The PWMR is updated when LDIBLANK goes
high. The PWMRSYNC register will be written from the
PWMR synchronously to the start of the PWM period (on
PWMCK 1). This command eliminates shortened PWM
“runt” pulses. The value in the PWMRSYNC registers
will update the PWM outputs on the next rising edge of
PWMCK. Examples are shown in Figure 6, cases B and E.
Rev C
For more information www.analog.com
15
LT8500
OPERATION
Table 2. Command Register Decoding
CMD (CR[7:0])
0000_xxxx
0001_xxxx
0010_xxxx
0011_xxxx
0100_xxxx
0101_xxxx
0110_xxxx
0111_xxxx
1xxx_xxxx
NAME
Synchronous Update Frame
Asynchronous Update Frame
Correction Frame
Output Enable Frame
Output Disable Frame
Self Test Frame
Phase-Shift Toggle Frame
Correction Toggle Frame
Reserved
SUMMARY
Update PWM’s Synchronously to PWM Period
Update PWM’s Asynchronously to PWM Period
Set PWM Correction Factor
Enable PWM Outputs
Disable (Drive Low) PWM Outputs
Initiates Self Test
Toggle 16-Channel Bank 120° Phase-Shift (PHS)
Toggle Correction Disable Bit in Multiplier (CRD)
Do Not Use
FRAME DATA
PWM Update by Channel
PWM Update by Channel
Correction by Channel
Don’t Care
Don’t Care
Don’t Care
Don’t Care
Don’t Care
–
Asynchronous Update Frame: CMD = 0x1X
Output Disable Frame: CMD = 0x4X
An asynchronous update frame updates PWM[48:1] with
the data in the frame, after processing through the correction multiplier. The PWMR is updated when LDIBLANK
goes high. The PWMRSYNC register will be written immediately (asynchronously), through the PWMR, when LDI
is high. The value in the PWMRSYNC registers will update
the PWM outputs on the next rising edge of PWMCK.
Examples are shown in Figure 6, cases C and F.
An output disable frame immediately resets the PWMCK
counter when LDI goes high, and disables the PWM outputs on the next rising edge of PWMCK. There is no effect
on either SDO or SCKO. The data in the output disable
frame is irrelevant to the command, but allows a daisy
chain of LT8500’s to function properly.
Correction Frame: CMD = 0x2X
A correction frame updates the correction registers (COR)
with the six MSB’s of each channel’s data field in the
frame. The CORs are used by the correction multiplier to
adjust the PWM width, prescaled by 2/3, by a multiplier of
between 0.5 and ~1.5. Example PWM width calculations
are shown in Table 1. In Typical Application, this command will only be run once after power-up to initialize the
system. Therefore, a correction frame will not update the
PWM outputs. The update frame that follows a correction
frame will reflect the COR update.
Output Enable Frame: CMD = 0x3X
An output enable frame starts a PWM period, and enables
the PWM outputs, on the second PWMCK edge after
LDIBLANK goes high. There is no effect on either SDO or
SCKO. The data in the output enable frame is irrelevant
to the command, but allows a daisy chain of LT8500’s to
function properly.
Self Test Frame: CMD = 0x5X
The self test frame can be used for diagnostics on each
PWM[48:1], including identifying open LED strings on
an LT3595A. After LDIBLANK goes hi, the LT8500 pulses
PWM[1] through PWM[48] sequentially for 64 PWMCK
cycles each. The state of the OPENLED pin is captured
for each channel while the corresponding PWM pin is
high. This by-channel data is subsequently shifted out
in the status frame. In addition, the status frame will set
the open LED test bit (OLT) to confirm that the OPENLED
data in the current status frame is from the self test. For
all other commands, the state of the OPENLED pin is captured once on the first SCKI of the frame. The same value
is then reported in the status frame on all 48 channels. The
data in the self test frame is irrelevant to the command,
but allows a daisy chain of LT8500’s to function properly.
Rev C
16
For more information www.analog.com
LT8500
OPERATION
Phase-Shift Toggle Frame: CMD = 0x6X
The phase-shift toggle frame toggles the phase-shift
(PHS) bit, which is off by default. When PHS is set, it
sets the rising edges of the PWM outputs, by banks of 16
channels, out-of-phase with each other by 120 degrees.
This means that channels PWM[48:33] will start the PWM
cycle with a rising edge at the beginning of a PWM period,
then channels PWM[32:17] will start their PWM cycle 1/3
of the time into a PWM period, and channels PWM[16:1]
will start 2/3 of the time into a PWM period. The state of
the PHS bit is returned in every status frame. The data in
the phase-shift toggle frame is irrelevant to the command,
but allows a daisy chain of LT8500’s to function properly.
Correction Toggle Frame: CMD = 0x7X
The correction toggle frame toggles the correction register disable (CRD) bit, which is off by default. When CRD
is set, it disables use of the correction registers (CORs) in
the correction multiplier, instead multiplying the incoming
data from SDI by “1.” This causes the data in an update
frame to reach the PWMRSYNC registers unchanged. The
state of the CRD bit is returned in every status frame.
The data in the correction toggle frame is irrelevant to
the command, but allows a daisy chain of LT8500’s to
function properly.
Examples of PWM Updates for Selected Cases
Figure 6 shows examples of the effect of various commands on the PWM output waveforms. These example
waveforms assume all three channels shown are always
programmed for the same PWM width. For each case,
a representative channel is shown from each of the
three 16 channel banks, PWM[48:33], PWM[32:17], and
PWM[16:1].
Case A illustrates the phase-shift mode in steady-state, with
PWM’s programmed for a width of 256 PWMCK cycles.
PWM[48], from bank 2, rises at the beginning of the PWM
period. PWM[32], from bank 1, rises 1/3 of the way into
the PWM period of bank 2, or 1365 PWMCK cycles later.
PWM[16], from bank 0, rises 2/3 of the way into the PWM
period of bank 2, or 2730 PWMCK cycles later.
Case B illustrates a synchronous update frame (CMD =
0x0X) while in phase-shift mode, as in case A. The LDI
signal goes active 512 PWMCK cycles into the PWM
period, after PWM[48] has turned off. The update frame
programs a PWM width of 1024, but the synchronous
update command prevents a channel from updating
except at the beginning of its PWM period. As a result,
PWM[48] remains low until the next PWM period, when
the updated width drives it high for 1024 PWMCK cycles.
PWM[32] begins its PWM period at PWMCK 1365, and
PWM[16] starts at PWMCK 2730, both updated to 1024
PWMCK cycles.
Case C illustrates an asynchronous update frame (CMD
= 0x1X) while in phase-shift mode, as in case A. The LDI
signal goes active 512 PWMCK cycles into the PWM
period, after PWM[48] has turned off. The update frame
programs a PWM width of 1024, and because it is an asynchronous update, PWM[48] immediately rises and stays
high until PWMCK 1024. PWM[32] and PWM[16] (and
all PWM’s) are also updated, but no rising edge occurs
until their PWM period begins due to the phase-shifting.
Case D illustrates the default (not phase-shifted) mode in
steady-state. All PWM outputs rise on the same PWMCK
edge at the beginning of the PWM period.
Case E illustrates a synchronous update frame (CMD =
0x0X) without phase-shifting, as in case D. The LDI signal
goes active 512 PWMCK cycles into the PWM period, after
the PWMs have turned off. The update programs a PWM
width of 1024, but the synchronous update command
prevents a channel from updating except at the beginning of it’s PWM period. As a result, all PWM’s remain
low until the next PWM period, when the updated width
drives them high for 1024 PWMCK cycles.
Case F illustrates an asynchronous update frame (CMD =
0x1X) without phase-shifting, as in case D. The LDI signal
goes active 512. PWMCK cycles into the PWM period,
after the PWMs have turned off. The update programs a
PWM width of 1024, and because it is an asynchronous
update, all PWM’s immediately rise and stay high until
PWMCK 1024.
Rev C
For more information www.analog.com
17
LT8500
OPERATION
4096 • tPWMCK
2730 • tPWMCK
1365 • tPWMCK
256 • tPWMCK
PWM [48]
PWM [32]
PWM [16]
LDI
CASE A: STEADY STATE WITH PHASE-SHIFT
512 • tPWMCK
PWM [48]
PWM [32]
PWM [16]
CASE B: SYNCHRONOUS UPDATE WITH PHASE-SHIFT
1024 • tPWMCK
PWM [48]
PWM [32]
PWM [16]
CASE C: ASYNCHRONOUS UPDATE WITH PHASE-SHIFT
PWM [48]
PWM [32]
PWM [16]
CASE D: DEFAULT STEADY STATE (NO PHASE-SHIFT)
LDI
PWM [48]
PWM [32]
PWM [16]
CASE E: SYNCHRONOUS UPDATE (NO PHASE-SHIFT)
PWM [48]
PWM [32]
PWM [16]
CASE F: ASYNCHRONOUS UPDATE (NO PHASE-SHIFT)
8500 F06
Figure 6. Examples of PWM Outputs For Selected Command Cases
Rev C
18
For more information www.analog.com
LT8500
APPLICATIONS INFORMATION
This section is illustrated with an LED dimming application, but is relevant to other applications as well. The
LT8500 provides 48 PWM outputs, such as for driving
three LT3595A LED drivers. The LT8500 provides an
LED dot correction function using digital multiplication
of the correction register (COR) and the PWM update
value, which is prescaled by 2/3. This results in a dot corrected PWM duty cycle. Optionally, the PWM update can
be written directly (unchanged) by setting the correction
register disable bit (CMD = 0x7X). When this bit is set,
the multiplication is bypassed and dot correction, if any,
must be calculated off-chip. The PWM duty cycle in this
case will be the nominal value sent in the update frame,
divided by 4096. The part provides a status frame with
OPENLED and COR data for each channel, and global state
data indicating self testing (such as for open LED’s), outof-sync error, phase-shift status, and direct data status.
The status frame is shifted out of the part whenever a new
frame is shifted in. An on-chip self test is available (CMD
= 0x5X) to determine which channel is responsible for a
fault, such as open LEDs. The OPENLED pin and self test
are especially suited for use with the LT3595A. In this
application, the self test will identify which channels have
opens in their LED strings. This Applications Information
section serves as a guideline for avoiding common pitfalls
for the typical application.
Setting Grayscale by PWM Updates
where GSRn(CALC)is the nth calculated grayscale register
(same as PWMR) setting (GSRn(CALC) = 0 to 4052 with
dot correction enabled).
Setting Dot Correction
The LT8500 can adjust the PWM duty cycle for each channel independently. The duty cycle adjustment, also called
dot correction, is mainly used to calibrate the brightness
deviation between LED channels. The 6-bit (64 values) dot
correction registers (DCR) adjust each PWM duty cycle
from 0.5X to ~1.5X of the duty cycle, prescaled by 2/3,
sent to the grayscale register (GSR) according to
⎛ 2 ⎞ ⎛ DCRn + 32 ⎞
GSRn(CALC) = GSRn (NOM) • ⎜ ⎟ • ⎜
⎟⎠
⎝ 3⎠ ⎝
64
where GSRn(CALC) is the nth calculated gray scale register,
GSRn(NOM) is the nominal grayscale value sent to the nth channel and DCRn is the nth programmed dot correction setting
(DCRn = 0 to 63).
Cascading Devices and Determining Serial Data
Interface Clock
In a large LCD backlighting or LED display system, multiple LT8500 chips can be easily cascaded to drive all
LED drivers, such as the LT3595A, and their associated
LED strings. The LT8500 adopts a novel 5-wire topology,
which balances clock skew and eases PCB layout.
Although adjusting the LED current changes its luminous
intensity, or brightness, it will also affect the color matching between LED channels by shifting the chromaticity
coordinate. The best way to adjust the brightness is to
control the amount of LED on/off time by pulse width
modulation (PWM).
The time required to send a set of cascaded frames is 584
SCKI cycles per LT8500, plus another cycle time for LDI.
Assuming LDI is externally balanced, the minimum serial
data interface clock frequency ƒSCK for a large display
system can be calculated as:
The LT8500 can adjust the brightness for each channel
independently. The 12-bit PWM registers (PWMR), used
for grayscale (GS) dimming, results in 4095 different
brightness steps from 0% to 99.98%. The brightness
level, or PWM duty cycle, GSn% for channel n can be
calculated as:
where nCHIPS is the number of cascaded LT8500s and
ƒREFRESH is the refresh rate of the whole system.
GSn %=
GSR n(CALC)
4096
•100%
ƒSCK = [(nCHIPS • 584) + 1] • ƒREFRESH
Status Frame Information
The status frame is captured and shifted out of SDO as a
new data frame shifts in on SDI. The format of a status
frame is shown in Figure 3. With the exception of the
diagnostic flags (SYC and NOL[48:1]), the data in the
status frame does not change without a command from
Rev C
For more information www.analog.com
19
LT8500
APPLICATIONS INFORMATION
the user interface. It can therefore be monitored to confirm proper communication with the chip. The following
non-diagnostic status information is continually provided
in the status frame: dot correct registers for each channel
(COR[48:1]), Open LED Testing bit (OLT), phase-shift bit
(PHS), correction register disable (CRD) bit. There are
five unused bits, [5:1], in the field associated with each
channel, all of which are always set to logic zero.
Diagnostic Information Flags
The LT8500 features two kinds of diagnostic information
flags: global out-of-sync error (SYC) and 48 individual
open LED flags (NOL[48:1]).
An out-of-sync error occurs when the part sees an LDI
signal unexpectedly, whether before 584 SCKI clocks, or
coinciding with SCKI high. Either of these events can corrupt the data and the state of the chip. The SYC bit is available in every status frame to notify the system if an erroneous LDI was seen since the first rising edge of SCKI of
the last frame. A series of multiple LDI’s between frames,
with no SCKI, is not an out-of-sync error. Recovery from
an out-of-sync error may require the user to completely
rewrite the data and state of the chip. The LDI signal resets
the serial interface.
The OPENLED bits, NOL[48:1], are well suited for use
with the LT3595A, and indicate an open circuit has been
detected on at least one of the 48 LED strings driven
by the three LT3595A’s. The part monitors the three
LT3595A wired-OR OPENLED pins that detect open LED
strings for each LT3595A. When one of the LT3595A’s
detects an open LED string, it will pull OPENLED low during the PWM high time for that LED string. The state of
OPENLED is captured by the LT8500 on the rising edge
of the first SCKI of a new frame (after LDI). Since SCKI
and PWMCK are asynchronous, the detection of an
open LED string by this method is a probability function
dependent on the frame rate and PWM duty cycle. If a
new frame begins when the PWM pin associated with an
open LED string is high, the OPENLED pin will be driven
low and captured in the status register, but if a new frame
begins when the associated PWM pin is low, the OPENLED
pin will be pulled high and the status register will capture
a default high. When a low OPENLED pin is captured,
signaling an open, each of the 48 OPENLED (NOL[48:1])
status flags will be cleared. Upon detecting this condition
in the status frame, or as a polling strategy, the host may
request an LED self test (CMD = 0x5X), where the LT8500
will test each channel to determine which, if any, is open.
The test drives each PWM pin high, one at a time, in order,
for 64 PWMCK cycles each, and captures the corresponding value on the OPENLED pin for the associated PWM
channel. These results will overwrite the NOL flags in the
status frame and the open LED test bit (OLT) will be set
in the status frame to indicate that the NOL data in this
status frame is given by channel. In the next frame, the
OLT bit will be cleared and all 48 NOL bits will again reflect
the state of the OPENLED pin.
PCB Layout Guidelines
The following guidelines should be considered when
designing printed circuit boards (PCBs) using the LT8500.
These guidelines are more important as clock speeds and
daisy chain sizes increase.
1. Match the line lengths and delays between SDI and
SCKI to each LT8500.
2. Ensure the timing of LDI to each chip meets SCKI to
LDI setup and hold requirements. In a 5-pin topology,
SCKI is delayed by each chip in the daisy chain, so
LDI may need extra delay to match the delayed SCKI
down the chain. See the discussion on topology in
the Operation section.
3. Avoid cross talk between the communication signals
(SDI, SCKI, LDI, SDO, SCKO) and the PWMs. Even
though the PWM’s signals toggle at a slow rate, all of
their rising edges can occur within a few nanoseconds
of each other.
4. Buffer the signals returning to the host if their paths
are long.
5. High speed techniques: standard high speed PCB design
techniques should be used on high frequency clock and
data lines. These include short path lengths, shielding of
high speed data cables and traces, minimized parasitic
capacitance, and reducing antennas and reflections.
6. A ceramic bypass capacitor should be placed close
to the VCC pin.
Rev C
20
For more information www.analog.com
LT8500
TYPICAL APPLICATIONS
Four typical applications are shown in Figure 7 to
Figure 10. Figure 7 and Figure 8 illustrate the 5-pin and
4-pin topologies for daisy chains as discussed earlier
in this data sheet. Figure 9 illustrates a single LT8500
controlling 48 resistor ballasted LED strings. Figure 10
illustrates a novel use of the LT8500 as a 48-channel
digital-to-analog converter (DAC). Using a simple RC filter
on each PWM output, the resulting converter has very
good error characteristics as shown in the accompanying
differential linearity error (DLE) and integrated linearity
error (ILE) charts (Figure 11 and Figure 12). The DLE
measurements were taken from an all codes test, and
were compensated for power supply variation on VCC of
less than ±0.01% over the course of the test. The ILE is
simply the sum of all previous compensated DLE measurements. The units of the DLE and ILE measurements
are in PWM LSB’s.
Rev C
For more information www.analog.com
21
22
SCKI
For more information www.analog.com
R1
30k
SDI
3.3V
VCC
VCC
VCC
VIN
OPENLED
PWM1-16
GND
VCC
RSET
LT3595A
VIN
VCC
R3
30k
VCC
SDO
SCK0
PWM33-48
16
OPENLED
PWM1-16
GND
VCC
RSET
LT3595A
•
•
•
•
R1
30k
VCC
LDI
PWMCK
3.3V
VCC
•
•
•
•
R3
30k
VCC
SDO
SCK0
PWM33-48
16
OPENLED
PWM1-16
GND
VCC
RSET
LT3595A
VIN
•
•
•
•
R1
30k
VCC
LDI
PWMCK
3.3V
VCC
VCC
SDI
SCKI
LDIBLANK
PWMCK
VCC
SDI
SCKI
LDIBLANK
PWMCK
PWM1-16
16
OPENLED
PWM1-16
GND
VCC
RSET
LT3595A
VIN
OPENLED
•
•
•
•
R2
30k
GND
LT8500
PWM17-32
16
OPENLED
PWM1-16
GND
VCC
RSET
LT3595A
VIN
GND
LT8500
PWM17-32
OPENLED
PWM1-16
GND
VCC
RSET
PWM1-16
VCC
R2
30k
VCC
LT3595A
16
OPENLED
•
•
•
•
VIN
16
OPENLED
PWM1-16
GND
VCC
RSET
LT3595A
VIN
Figure 8. LT8500 Daisy Chain Driving LT3595As Using 4-Pin Topology
GND
LT8500
PWM17-32
SDI
SCKI
LDIBLANK
PWMCK
•
•
•
•
VIN
Figure 7. LT8500 Daisy Chain Driving LT3595As Using 5-Pin Topology
PWM1-16
R2
30k
VCC
GND
LT8500
PWM17-32
16
OPENLED
PWM1-16
GND
VCC
RSET
16
OPENLED
•
•
•
•
R2
30k
VCC
LT3595A
VIN
16
OPENLED
PWM1-16
GND
VCC
RSET
•
•
•
•
OPENLED
LT3595A
SDI
SCKI
LDIBLANK
PWMCK
PWM1-16
16
OPENLED
PWM1-16
GND
LDI
PWMCK
VCC
LT3595A
VIN
VCC
RSET
40V
R1
30k
SDI
SCKI
LDI
PWMCK
3.3V
VCC
40V
•
•
•
•
•
•
•
•
R3
30k
VCC
R3
30k
VCC
8500 TA03
SDO
SCK0
PWM33-48
16
OPENLED
PWM1-16
GND
VCC
RSET
LT3595A
VIN
8500 TA02
SDO
SCK0
PWM33-48
16
OPENLED
PWM1-16
GND
VCC
RSET
LT3595A
VIN
SDO
•
•
•
•
SDO
SCK0
•
•
•
•
LT8500
TYPICAL APPLICATIONS
Rev C
LT8500
TYPICAL APPLICATIONS
VDD
12V
HOST
VDD
•
•
•
3.0V TO 5.5V
SCKI
SDI
VCC
PWMCK
OK TO FLOAT
PWMCK
OPENLED
SCKO
LT8500
SDO
LDIBLANK
M1
PWM1
•
•
•
•
•
PWM48
•
•
•
•
•
CMLDM7003
M48
GND
8500 TA04
OK TO
FLOAT
Figure 9. Single LT8500 Driving 48 Resistor Ballasted LED Strings From a VDD Rail
HOST
3.0V TO 5.5V
SCKI
SDI
VCC
PWMCK
OK TO FLOAT
PWMCK
OPENLED
SCKO
LT8500
SDO
LDIBLANK
100k
PWM1
•
•
•
•
•
PWM48
•
•
•
•
•
ANALOG OUT1
1µF
100k
ANALOG OUT48
1µF
GND
8500 TA05
OK TO
FLOAT
1.0
1.0
0.8
0.8
0.6
0.6
0.4
0.4
ILE (PWM LSB)
DLE (PWM LSB)
Figure 10. Single LT8500 Implementing 48 Digital-to-Analog Converter (DAC) Channels
0.2
0
–0.2
0.2
0
–0.2
–0.4
–0.4
–0.6
–0.6
–0.8
–0.8
–1.0
0
–1.0
512 1024 1536 2048 2560 3072 3584 4096
PWM WIDTH CODE
0
512 1024 1536 2048 2560 3072 3584 4096
PWM WIDTH CODE
8500 TA07
8500 TA06
Figure 11. DAC Differential Linearity Error (DLE)
Figure 12. DAC Integrated Linearity Error (ILE)
Rev C
For more information www.analog.com
23
LT8500
PACKAGE DESCRIPTION
TJ Package
56-Lead Plastic TLA QFN (6mm × 6mm)
0.15 ±0.05
(Reference LTC DWG # 05-08-1968 Rev D)
0.50 ±0.05
3.60 ±0.05
SOLDER MASK
OPENING
4×3
0.75
6.30 ±0.05
5.30 ±0.05
4.70 ±0.05
4.00 ±0.05
0.55 ±0.05
3.10
±0.05
0.6
0.125
PACKAGE OUTLINE
0.125
0.30 ±0.05
0.15 ±0.05
0.55 ±0.05
0.15 ±0.05
0.30 ±0.05
0.80 ±0.05
5.20 ±0.05
6.30 ±0.05
RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED
6.00 ±0.10
(4 SIDES)
0.78 ±0.05
0.30 ±0.05
A31
PIN 1 TOP MARK
(SEE NOTE 6)
A40
A1
0.45 REF
B1
B16
3.60 ±0.10
0.55
BSC
PIN 1 NOTCH
R = 0.45 OR
0.35 × 45°
CHAMFER
0.30 ±0.05
3.20 ±0.10
B9
0.8 REF
0.10 REF
A11
A21
0.03–0.09
NOTE:
1. DRAWING NOT TO SCALE
2. ALL DIMENSIONS ARE IN MILLIMETERS
3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE, IF PRESENT
4. EXPOSED PAD SHALL BE SOLDER PLATED
5. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE
6. 4 MIL THICK LASER CUT STENCIL IS RECOMMENDED. STENCIL OPENING 1:1 TO PCB LAND PATTERN.
B8
0.55 BSC
0.30 ±0.05
BOTTOM VIEW—EXPOSED PAD
0.25 REF
0.10 REF
(TL56) QFN REV D 0917
Rev C
24
For more information www.analog.com
LT8500
REVISION HISTORY
REV
DATE
DESCRIPTION
A
12/15
Added TJ Package.
B
C
06/16
04/19
PAGE NUMBER
2, 23
Clarified Pin Functions to include TJ Package.
6
Added UHH Package Not Recommended for New Designs.
24
Clarified Setting Dot Correction section.
18
Clarified Status Frame Information section pin functions to include TJ package.
18
Removed UHH Package.
1, 2, 6, 7, 24,
25, 26
Rev C
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog
Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications
subject to change without notice. No license For
is granted
implication or
otherwise under any patent or patent rights of Analog Devices.
more by
information
www.analog.com
25
LT8500
TYPICAL APPLICATION
Single LT8500 Driving 48 Resistor Ballasted LED Strings From a VDD Rail
VDD
12V
HOST
VDD
•
•
•
3.0V TO 5.5V
SCKI
SDI
VCC
PWMCK
OK TO FLOAT
PWMCK
OPENLED
SCKO
LT8500
SDO
LDIBLANK
PWM1
•
•
•
•
•
PWM48
M1
•
•
•
•
•
CMLDM7003
M48
GND
8500 TA08
OK TO
FLOAT
RELATED PARTS
PART NUMBER DESCRIPTION
COMMENTS
LT3746
55V, 1MHz 32-Channel Full Featured 30mA Step-Down LED Driver VIN(MIN) = 6V, VIN(MAX) = 55V, VOUT(MAX) = 13V, Dimming = 5,000:1
True Color PWM, ISD < 1µA, Package 5mm × 9mm QFN-56
LT3595/
LT3595A
45V, 2.5MHz 16-Channel, 50mA Full Featured Boost LED Driver
VIN(MIN) = 4.5V, VIN(MAX) = 45V, VOUT(MAX) = 45V, Dimming =
5,000:1 True Color PWM, ISD < 1µA, Package 5mm × 9mm QFN-56
LT3754
60V, 1MHz Boost 16-Channel, 50mA LED Driver with True Color
3,000:1 PWM Dimming and 2% Current Matching
VIN(MIN) = 4.5V, VIN(MAX) = 40V, VOUT(MAX) = 60V, Dimming =
3,000:1 True Color PWM, ISD < 1µA, Package 5mm × 5mm QFN-32
LT3598
44V, 1.5A, 2.5MHz Boost 6-Channel, 30mA LED Driver
VIN(MIN) = 3V, VIN(MAX) = 30V(40VMAX), VOUT(MAX) = 44V, Dimming =
1,000:1 True Color PWM, ISD < 1µA, Package 4mm × 4mm QFN-24
LT3599
44V, 2A, 2.5MHz Boost 4-Channel, 120mA LED Driver
VIN(MIN) = 3V, VIN(MAX) = 30V(40VMAX), VOUT(MAX) = 44V, Dimming =
1,000:1 True Color PWM, ISD < 1µA, Package 4mm × 4mm QFN-24
Rev C
26
04/19
www.analog.com
For more information www.analog.com
ANALOG DEVICES, INC. 2011-2019