AMSN2600DUT4C

Preliminary Information AMD Athlon MP Processor Model 10 TM Data Sheet for Multiprocessor Platforms Publication # 26426 Rev. C Issue Date: October 2003 Preliminary Information © 2003 Advanced Micro Devices, Inc. All rights reserved. The contents of this document are provided in connection with Advanced Micro Devices, Inc. (“AMD”) products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD’s Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right. AMD’s products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD’s product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any Trademarks AMD, the AMD Arrow logo, AMD Athlon, AMD Duron, and combinations thereof, AMD-760, 3DNow!, and QuantiSpeed are trademarks of Advanced Micro Devices, Inc. HyperTransport is a licensed trademark of the HyperTransport Technology Consortium. MMX is a trademark of Intel Corporation. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Table of Contents Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . xi 1 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 1.1 AMD Athlon™ MP Processor Model 10 Key Microarchitecture Summary 3 2 Interface Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2.1 2.2 2.3 Signaling Technology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Push-Pull (PP) Drivers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 AMD Athlon System Bus Signals . . . . . . . . . . . . . . . . . . . . . . . 6 3 4 Logic Symbol Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Power Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 4.1 Power Management States . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Working State. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Halt State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Stop Grant States. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Probe State. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Connect and Disconnect Protocol . . . . . . . . . . . . . . . . . . . . . . 13 Connect Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Connect State Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Clock Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 4.2 4.3 5 6 7 CPUID Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Electrical and Thermal Specifications for the AMD Athlon™ MP Processor Model 10. . . . . . . . . . . . . . . . . . 23 Electrical Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 7.9 7.10 7.11 7.12 7.13 Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Interface Signal Groupings . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Voltage Identification (VID[4:0]) . . . . . . . . . . . . . . . . . . . . . . 26 Frequency Identification (FID[3:0]) . . . . . . . . . . . . . . . . . . . . 27 VCCA AC and DC Characteristics . . . . . . . . . . . . . . . . . . . . . 27 Decoupling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 VCC_CORE Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 Absolute Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 SYSCLK and SYSCLK# AC and DC Characteristics . . . . . . 31 AMD Athlon System Bus AC and DC Characteristics . . . . . 33 General AC and DC Characteristics . . . . . . . . . . . . . . . . . . . . 35 Open Drain Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Thermal Diode Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 38 Thermal Diode Electrical Characteristics. . . . . . . . . . . . . 38 Thermal Protection Characterization . . . . . . . . . . . . . . . . 38 APIC Pins AC and DC Characteristics . . . . . . . . . . . . . . . . . . 40 7.14 Contents iii Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 8 Signal and Power-Up Requirements . . . . . . . . . . . . . . . . . . . . 41 8.1 Power-Up Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 Signal Sequence and Timing Description . . . . . . . . . . . . . 41 Clock Multiplier Selection (FID[3:0]) . . . . . . . . . . . . . . . . 44 Processor Warm Reset Requirements . . . . . . . . . . . . . . . . . . 44 Northbridge Reset Pins. . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 Die Loading . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 AMD Athlon MP Processor Model 10 Part Number 27488 OPGA Package Dimensions . . . . . . . . . . . . . . . . . . . . . 46 AMD Athlon MP Processor Model 10 Part Number 27493 OPGA Package Dimensions . . . . . . . . . . . . . . . . . . . . . 48 Pin Diagram and Pin Name Abbreviations . . . . . . . . . . . . . . 51 Pin List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61 Detailed Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 A20M# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 AMD Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 AMD Athlon System Bus Pins . . . . . . . . . . . . . . . . . . . . . . 70 Analog Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 APIC Pins, PICCLK, PICD[1:0]# . . . . . . . . . . . . . . . . . . . . 70 CLKFWDRST Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 CLKIN, RSTCLK (SYSCLK) Pins. . . . . . . . . . . . . . . . . . . . 71 CONNECT Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 COREFB and COREFB# Pins . . . . . . . . . . . . . . . . . . . . . . . 71 CPU_PRESENCE# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 DBRDY and DBREQ# Pins . . . . . . . . . . . . . . . . . . . . . . . . . 71 FERR Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 FID[3:0] Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 FLUSH# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73 IGNNE# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73 INIT# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73 INTR Pin. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73 JTAG Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73 K7CLKOUT and K7CLKOUT# Pins . . . . . . . . . . . . . . . . . . 73 Key Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73 NC Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74 NMI Pin. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74 PGA Orientation Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74 PLL Bypass and Test Pins . . . . . . . . . . . . . . . . . . . . . . . . . . 74 PWROK Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74 SADDIN[1:0]# and SADDOUT[1:0]# Pins . . . . . . . . . . . . . 74 Scan Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74 SCHECK[7:0]# Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74 SMI# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 8.2 9 Mechanical Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 9.1 9.2 9.3 10 Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 10.1 10.2 10.3 iv Contents Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms STPCLK# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 SYSCLK and SYSCLK#. . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 THERMDA and THERMDC Pins . . . . . . . . . . . . . . . . . . . . 75 VCCA Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 VID[4:0] Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 VREFSYS Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76 ZN and ZP Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76 11 Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77 Appendix A Thermal Diode Calculations . . . . . . . . . . . . . . . . . . . . . 79 Appendix B Conventions and Abbreviations . . . . . . . . . . . . . . . . . . 83 Contents v Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 vi Contents Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms List of Figures Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Logic Symbol Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 AMD Athlon™ MP Processor Model 10 Power Management States . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 AMD Athlon System Bus Disconnect Sequence in the Stop Grant State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Exiting the Stop Grant State and Bus Connect Sequence . . . . 16 Northbridge Connect State Diagram . . . . . . . . . . . . . . . . . . . . . 17 Processor Connect State Diagram . . . . . . . . . . . . . . . . . . . . . . . 18 VCC_CORE Voltage Waveform . . . . . . . . . . . . . . . . . . . . . . . . . 29 SYSCLK and SYSCLK# Differential Clock Signals . . . . . . . . . 31 SYSCLK Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 Figure 10. General ATE Open-Drain Test Circuit. . . . . . . . . . . . . . . . . . . . 37 Figure 11. Signal Relationship Requirements During Power-Up Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 Figure 12. AMD Athlon MP Processor Model 10 Part Number 27488 OPGA Package Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . 47 Figure 13. AMD Athlon MP Processor Model 10 Part Number 27493 OPGA Package Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . 49 Figure 14. AMD Athlon MP Processor Model 10 Pin Diagram —Topside View. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52 Figure 15. AMD Athlon MP Processor Model 10 Pin Diagram —Bottomside View. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 Figure 16. OPN Example for the AMD Athlon MP Processor Model 10 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77 List of Figures vii Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 viii List of Figures Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms List of Tables Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9. Table 10. Table 11. Table 12. Table 13. Table 14. Table 15. Table 16. Table 17. Table 18. Table 19. Table 20. Table 21. Table 22. Table 23. Table 24. Table 25. Table 26. Electrical and Thermal Specifications for the AMD Athlon™ MP Processor Model 10 . . . . . . . . . . . . . . . . . . . 23 Interface Signal Groupings . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 VID[4:0] DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 FID[3:0] DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 VCCA AC and DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . 27 VCC_CORE AC and DC Characteristics . . . . . . . . . . . . . . . . . . . . 28 Absolute Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 SYSCLK and SYSCLK# DC Characteristics . . . . . . . . . . . . . . . 31 SYSCLK and SYSCLK# AC Characteristics . . . . . . . . . . . . . . . 32 AMD Athlon System Bus DC Characteristics . . . . . . . . . . . . . . 33 AMD Athlon System Bus AC Characteristics . . . . . . . . . . . . . . 34 General AC and DC Characteristics. . . . . . . . . . . . . . . . . . . . . . 35 Thermal Diode Electrical Characteristics . . . . . . . . . . . . . . . . . 38 Guidelines for Platform Thermal Protection of the Processor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 APIC Pin AC and DC Characteristics. . . . . . . . . . . . . . . . . . . . . 40 Mechanical Loading . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 Dimensions for the AMD Athlon MP Processor Model 10 Part Number 27488 OPGA Package . . . . . . . . . . . . . . . . . . . . . . 46 Dimensions for the AMD Athlon MP Processor Model 10 Part Number 27493 OPGA Package . . . . . . . . . . . . . . . . . . . . . . 48 Pin Name Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 Cross-Reference by Pin Location . . . . . . . . . . . . . . . . . . . . . . . . 62 FID[3:0] Clock Multiplier Encodings . . . . . . . . . . . . . . . . . . . . . 72 VID[4:0] Code to Voltage Definition . . . . . . . . . . . . . . . . . . . . . 76 Constants and Variables for the Ideal Diode Equation . . . . . . 79 Constants and Variables Used in Temperature Offset Equations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80 Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85 Acronyms. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86 List of Tables ix Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 x List of Tables Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Revision History Date Rev Description Public revision C of the AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms includes the following changes: October 2003 C ■ ■ In Chapter 6, revised Table 1, “Electrical and Thermal Specifications for the AMD Athlon™ MP Processor Model 10,” on page 23. In Chapter 11, revised Figure 16, “OPN Example for the AMD Athlon™ MP Processor Model 10,” on page 77. May 2003 B Initial public release of the AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Revision History xi Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 xii Revision History Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 1 Overview The AM D Athlon™ M P processor model 10 powers the next generation in computing platforms, delivering compelling performance for cutting-edge applications and an unprecedented computing experience. The AMD Athlon™ MP processor model 10, based on leadingedge 0.13 micron technology and increased on-chip cache, integrates the innovative design and manufacturing expertise of AMD to deliver improved performance, while maintaining the s t abl e a n d c o m p a t i b l e S o cke t A i nf ra s t r u ct ure of t he AMD Athlon MP processor. The AMD Athlon MP processor model 10 continues to deliver breakthrough performance in the multiprocessing server and workstation markets. This processor is designed to meet the reliability and computation-intensive requirements of cutting-edge software applications required by workstations and servers. Delivered in an OPGA package, the AMD Athlon MP processor model 10 delivers the integer, floating-point, and 3D multimedia performance for enterprise applications running on x86 system platforms. The AMD Athlon MP processor model 10 offers compelling performance for productivity software, including workstation-class digital content creation (DCC), electronic design automation (EDA), and computer-aided design (CAD), as well as infrastructure and collaborative server applications. It also offers the scalability and reliability that IT managers and business users require for mission-critical computing. The AMD Athlon MP processor model 10 features the seventhgeneration microarchitecture, including a high-speed execution core that includes multiple x86 instruction decoders, a dualported, 128-Kbyte, split level-one (L1) cache, a 512-Kbyte onchip L2 cache, three independent integer pipelines, three address calculation pipelines, and a superscalar, fully pipelined, out-of-order, three-way floating-point engine. The integrated L2 cache supports the growing processor and system bandwidth requirements of emerging software, graphics, I/O, and memory technologies. The processor also features the advanced modified owner exclusive shared invalid (MOESI) cache coherency protocol to ensure efficient cache integrity in a multiprocessing environment. The floating-point engine is capable of delivering excellent performance on the numerically complex applications typical of servers and workstations. Chapter 1 Overview 1 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 The key features of the AMD Athlon MP processor model 10 include QuantiSpeed™ architecture, 640 Kbytes of total, highperformance, full-speed, on-chip cache, an advanced 266 frontside bus (FSB), a 2.1-Gigabyte per second system bus, 3DNow!™ P r o f e s s i o n a l t e ch n o l o gy, a n d f u l l y f e a t u re d l o g i c implementation for the multiprocessor configuration. The AMD Athlon system bus combines the latest technological advances, such as point-to-point topology, source-synchronous packet-based transfers, and low-voltage signaling. The point-topoint front-side bus architecture provides a more efficient, higher bandwidth bus that allows each processor, in a multiprocessor configuration, to communicate to the system chipset through two, full-speed, independent buses rather than through a common, shared bus. Combined with the AMD-760™ MPX chipset, the processor and the system bus interface with double-data rate (DDR) memory subsystems, providing scalable headroom for bandwidth-hungry applications such as large databases, CAD/CAM modeling, and simulation engines. The front-side bus of the AMD Athlon MP processor model 10 also provides multiple-bit error detection and single-bit error correction with 8-bit error correction code (ECC). The frontside bus with 8-bit ECC delivers the high reliability and consistency demanded by mission-critical applications. The AMD Athlon MP processor model 10 is binary-compatible with existing x86 software and backwards compatible with applications optimized for MMX™ and 3DNow! technologies. Using a data format and single-instruction multiple-data (SIMD) operations based on the MMX instruction model, the AMD Athlon MP processor model 10 can produce as many as four, 32-bit, single-precision floating-point results per clock cycle. The 3DNow! Professional technology implemented in the AMD Athlon MP processor model 10 includes new integer multimedia instructions and software-directed data movement instructions for optimizing such applications as digital content creation and streaming video for the internet, as well as new instructions for digital signal processing (DSP)/communications applications. 2 Overview Chapter 1 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 1.1 AMD Athlon™ MP Processor Model 10 Key Microarchitecture Summary The following features summarize the AMD Athlon MP processor model 10 microarchitecture: ■ ■ ■ ■ ■ ■ ■ QuantiSpeed architecture: • An advanced nine-issue, superpipelined, superscalar x86 processor microarchitecture designed for increased instructions per clock cycle (IPC) and high clock frequencies • Fully pipelined floating-point unit that executes all x87 (floating-point), MMX and 3DNow! professional instructions • Hardware data pre-fetch that increases and optimizes performance on high-end software applications that utilize high-bandwidth system capability • Advanced two-level translation look-aside buffer (TLB) structures for enhanced data and instruction address translation. The AMD Athlon MP processor with QuantiSpeed architecture incorporates three TLB optimizations: the L1 DTLB increases from 32 to 40 entries, the L2 ITLB and L2 DTLB both use exclusive architecture, and the TLB entries can be speculatively loaded. 3DNow! Professional technology with new instructions to enable improved integer-math calculations for speech or video encoding and improved data movement for internet plug-ins and other streaming applications A 266-MHz AMD Athlon system bus enabling leading-edge system bandwidth for data movement-intensive applications Point-to-point front-side bus architecture allowing each processor in a multi-processor configuration to communicate to the system chipsets through two, full speed, independent buses High-performance cache architecture featuring an integrated 128-Kbyte L1 cache and a 16-way, 256-Kbyte onchip L2 cache for a total of 640 Kbytes of on-chip cache Multiple-bit error detection and single-bit error correction with 8-bit error correction code (ECC) Full-featured MP Local APIC implementation Overview 3 Chapter 1 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 4 Overview Chapter 1 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 2 Interface Signals The AMD Athlon system bus architecture is designed to deliver superior data movement bandwidth for next-generation x86 platforms as well as the high-performance required by enterprise-class application software. The system bus architecture consists of three high-speed channels (a unidirectional processor request channel, a unidirectional probe channel, and a 72-bit bidirectional data channel, including 8-bit error correction code [ECC] protection), source-synchronous clocking, and a packet-based protocol. In addition, the system bus supports several control, clock, and legacy signals. The interface signals use an impedance controlled push-pull, low-voltage, swing-signaling technology contained within the Socket A socket. For more information, see “AMD Athlon™ System Bus Signals” on page 6, Chapter 10, “Pin Descriptions” on page 51, and the AMD Athlon™ and AMD Duron™ System Bus Specification , order# 21902. 2.1 Signaling Technology The AMD Athlon system bus uses a low-voltage, swing-signaling technology, that has been enhanced to provide larger noise margins, reduced ringing, and variable voltage levels. The signals are push-pull and impedance compensated. The signal inputs use differential receivers that require a reference voltage (VREF). The reference signal is used by the receivers to determine if a signal is asserted or deasserted by the source. Termination resistors are not needed because the driver is impedance-matched to the motherboard and a high impedance reflection is used at the receiver to bring the signal past the input threshold. For more information about pins and signals, see Chapter 10, “Pin Descriptions” on page 51. Chapter 2 Interface Signals 5 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 2.2 Push-Pull (PP) Drivers The AMD Athlon MP processor model 10 supports push-pull (PP) drivers. The system logic configures the processor with the configuration parameter called SysPushPull (1=PP). The impedance of the PP drivers is set to match the impedance of the motherboard by two external resistors connected to the ZN and ZP pins. See “ZN and ZP Pins” on page 76 for more information. 2.3 AMD Athlon™ System Bus Signals The AMD Athlon system bus is a clock-forwarded, point-topoint interface with the following three point-to-point channels: ■ ■ ■ A 13-bit unidirectional output address/command channel A 13-bit unidirectional input address/command channel A 72-bit bidirectional data channel For more information, see Chapter 7, “Electrical Data” on page 25 and the A MD Athlon™ and AMD Duron™ System Bus Specification, order# 21902. 6 Interface Signals Chapter 2 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 3 Logic Symbol Diagram Figure 1 is the logic symbol diagram of the processor. This diagram shows the logical grouping of the input and output signals. Clock SYSCLK { SYSCLK# Data FID[3:0] Probe/SysCMD Request { { SADDIN[14:2]# SADDINCLK# SADDOUT[14:2]# SADDOUTCLK# PROCRDY CLKFWDRST CONNECT STPCLK# RESET# Figure 1. Logic Symbol Diagram Chapter 3 Logic Symbol Diagram { PICCLK PICD[1:0] { Power Management and Initialization { THERMDA THERMDC { AMD Athlon™ MP Processor Model 10 FERR IGNNE# INIT# INTR NMI A20M# SMI# FLUSH# { { SDATA[63:0]# SDATAINCLK[3:0]# SDATAOUTCLK[3:0]# SCHECK[7:0]# SDATAINVALID# SDATAOUTVALID# SFILLVALID# VID[4:0] COREFB COREFB# PWROK Voltage Control Frequency Control Legacy Thermal Diode APIC 7 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 8 Logic Symbol Diagram Chapter 3 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 4 Power Management This chapter describes the power management control system of the AMD Athlon™ MP processor model 10. The power management features of the processor are compliant with the ACPI 1.0b and ACPI 2.0 specifications. 4.1 Power Management States The AMD Athlon MP processor model 10 supports low-power Halt and Stop Grant states. These states are used by advanced configuration and power interface (ACPI) enabled operating systems for processor power management. Figure 2 shows the power management states of the processor. The figure includes the ACPI “Cx” naming convention for these states. C1 Halt Execute HLT SMI#, INTR, NMI, INIT#, RESET# C0 Working4 (Read PLVL2 register or throttling) STPCLK# deasserted STPCLK# asserted PC LK #d ST ea PC sse LK rte #a d3 sse rte d2 ST ST ST Incoming Probe Probe State1 Note: The AMD AthlonTM System Bus is connected during the following states: 1) The Probe state 2) During transitions between the Halt state and the C2 Stop Grant state 3) During transitions between the C2 Stop Grant state and the Halt state 4) C0 Working state Figure 2. AMD Athlon™ MP Processor Model 10 Power Management States Chapter 4 Power Management 9 Probe Serviced PC LK # ass e PC LK # de ass ert rte d ed Incoming Probe Probe Serviced C2 Stop Grant Cache Snoopable S1 Stop Grant Cache Not Snoopable Sleep Legend Hardware transitions Software transitions Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 The following sections provide an overview of the power m a n a g e m e n t s t a t e s . Fo r m o re d e t a i l s , re f e r t o t h e AMD Athlon™ and AMD Duron™ System Bus Specification , order# 21902. Note: In all power management states that the processor is powered, the system must not stop the system clock (SYSCLK/SYSCLK#) to the processor. Working State Halt State The Working state is the state in which the processor is executing instructions. When the processor executes the HLT instruction, the processor enters the Halt state and issues a Halt special cycle to the AMD Athlon system bus. The processor only enters the low power state dictated by the CLK_Ctl MSR if the system controller (Northbridge) disconnects the AMD Athlon system bus in response to the Halt special cycle. If STPCLK# is asserted, the processor will exit the Halt state and enter the Stop Grant state. The processor will initiate a system bus connect, if it is disconnected, then issue a Stop Grant special cycle. When STPCLK# is deasserted, the processor will exit the Stop Grant state and re-enter the Halt state. The processor will issue a Halt special cycle when re-entering the Halt state. The Halt state is exited when the processor detects the assertion of INIT#, RESET#, SMI#, or an interrupt via the INTR or NMI pins, or via a local APIC interrupt message. When the Halt state is exited, the processor will initiate an AMD Athlon system bus connect if it is disconnected. Stop Grant States The processor enters the Stop Grant state upon recognition of assertion of STPCLK# input. After entering the Stop Grant state, the processor issues a Stop Grant special bus cycle on the AMD Athlon system bus. The processor is not in a low-power state at this time, because the AMD Athlon system bus is still connected. After the Northbridge disconnects the AMD Athlon system bus in response to the Stop Grant special bus cycle, the processor enters a low-power state dictated by the CLK_Ctl MSR. If the Northbridge needs to probe the processor during the Stop Grant state while the system bus is disconnected, it Power Management Chapter 4 10 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms must first connect the system bus. Connecting the system bus places the processor into the higher power probe state. After the Northbridge has completed all probes of the processor, the Northbridge must disconnect the AMD Athlon system bus again so that the processor can return to the low-power state. During the Stop Grant states, the processor latches INIT#, INTR, NMI, SMI#, or a local APIC interrupt message, if they are asserted. The Stop Grant state is exited upon the deassertion of STPCLK# or the assertion of RESET#. When STPCLK# is d e a s s e r t e d , t h e p ro c e s s o r i n i t i a t e s a c o n n e c t o f t h e AMD Athlon system bus if it is disconnected. After the processor enters the Working state, any pending interrupts are recognized and serviced and the processor resumes execution at the instruction boundary where STPCLK# was initially recognized. If RESET# is sampled asserted during the Stop Grant state, the processor exits the Stop Grant state and the reset process begins. There are two mechanisms for asserting STPCLK#—hardware and software. The Southbridge can force STPCLK# assertion for throttling to protect the processor from exceeding its maximum case temperature. This is accomplished by asserting the THERM# input to the Southbridge. Throttling asserts STPCLK# for a percentage of a predefined throttling period: STPCLK# is repetitively asserted and deasserted until THERM# is deasserted. Software can force the processor into the Stop Grant state by accessing ACPI-defined registers typically located in the Southbridge. The operating system places the processor into the C2 Stop Grant state by reading the P_LVL2 register in the Southbridge. If an ACPI Thermal Zone is defined for the processor, the operating system can initiate throttling with STPCLK# using the ACPI defined P_CNT register in the Southbridge. The Northbridge connects the AMD Athlon system bus, and the processor enters the Probe state to service cache snoops during Stop Grant for C2 or throttling. Chapter 4 Power Management 11 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 In C2, probes are allowed, as shown in Figure 2 on page 9 The Stop Grant state is also entered for the S1, Powered On Suspend, system sleep state based on a write to the SLP_TYP and SLP_EN fields in the ACPI-defined Power Management 1 control register in the Southbridge. During the S1 sleep state, system software ensures no bus master or probe activity occurs. The Southbridge deasserts STPCLK# and brings the processor out of the S1 Stop Grant state when any enabled resume event occurs. Probe State The Probe state is entered when the Northbridge connects the AMD Athlon system bus to probe the processor (for example, to snoop the processor caches) when the processor is in the Halt or Stop Grant state. When in the Probe state, the processor responds to a probe cycle in the same manner as when it is in the Working state. When the probe has been serviced, the processor returns to the same state as when it entered the Probe state (Halt or Stop Grant state). When probe activity is completed the processor only returns to a low-power state after the Northbridge disconnects the AMD Athlon system bus again. 12 Power Management Chapter 4 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 4.2 Connect and Disconnect Protocol Significant power savings of the processor only occur if the processor is disconnected from the system bus by the Northbridge while in the Halt or Stop Grant state. The Northbridge can optionally initiate a bus disconnect upon the receipt of a Halt or Stop Grant special cycle. The option of disconnecting is controlled by an enable bit in the Northbridge. If the Northbridge requires the processor to service a probe after the system bus has been disconnected, it must first initiate a system bus connect. Connect Protocol In addition to the legacy STPCLK# signal and the Halt and Stop Grant special cycles, the AMD Athlon system bus connect protocol includes the CONNECT, PROCRDY, and CLKFWDRST signals and a Connect special cycle. AMD Athlon system bus disconnects are initiated by the Northbridge in response to the receipt of a Halt or Stop Grant. Reconnect is initiated by the processor in response to an interrupt for Halt or STPCLK# deassertion. Reconnect is initiated by the Northbridge to probe the processor. The Northbridge contains BIOS programmable registers to enable the system bus disconnect in response to Halt and Stop Grant special cycles. When the Northbridge receives the Halt or Stop Grant special cycle from the processor and, if there are no outstanding probes or data movements, the Northbridge deasserts CONNECT a minimum of eight SYSCLK periods after the last command sent to the processor. The processor detects the deassertion of CONNECT on a rising edge of SYSCLK and deasserts PROCRDY to the Northbridge. In return, the Northbridge asserts CLKFWDRST in anticipation of reestablishing a connection at some later point. Note: The Northbridge must disconnect the processor from the AMD Athlon system bus before issuing the Stop Grant special cycle to the PCI bus or passing the Stop Grant special cycle to the Southbridge for systems that connect to the Southbridge with HyperTransport™ technology. This note applies to current chipset implementation— alternate chipset implementations that do not require this are possible. Chapter 4 Power Management 13 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Note: In response to Halt special cycles, the Northbridge passes the Halt special cycle to the PCI bus or Southbridge immediately. The processor can receive an interrupt after it sends a Halt special cycle, or STPCLK# deassertion after it sends a Stop Grant special cycle to the Northbridge but before the disconnect actually occurs. In this case, the processor sends the Connect special cycle to the Northbridge, rather than continuing with the disconnect sequence. In response to the Connect special cycle, the Northbridge cancels the disconnect request. The system is required to assert the CONNECT signal before returning the C-bit for the connect special cycle (assuming CONNECT has been deasserted). For more information, see the AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902 for the definition of the C-bit and the Connect special cycle. 14 Power Management Chapter 4 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Figure 3 shows STPCLK# assertion resulting in the processor in the Stop Grant state and the AMD Athlon system bus disconnected. STPCLK# AMD Athlon™ System Bus CONNECT PROCRDY CLKFWDRST PCI Bus Stop Grant Stop Grant Figure 3. AMD Athlon™ System Bus Disconnect Sequence in the Stop Grant State An example of the AMD Athlon system bus disconnect sequence is as follows: 1. The peripheral controller (Southbridge) asserts STPCLK# to place the processor in the Stop Grant state. 2. When the processor recognizes STPCLK# asserted, it enters the Stop Grant state and then issues a Stop Grant special cycle. 3. When the special cycle is received by the Northbridge, it deasserts CONNECT, assuming no probes are pending, initiating a bus disconnect to the processor. 4. The processor responds to the Northbridge by deasserting PROCRDY. 5. The Northbridge asserts CLKFWDRST to complete the bus disconnect sequence. 6. After the processor is disconnected from the bus, the processor enters a low-power state. The Northbridge passes the Stop Grant special cycle along to the Southbridge. Chapter 4 Power Management 15 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Figure 4 shows the signal sequence of events that takes the processor out of the Stop Grant state, connects the processor to the AMD Athlon system bus, and puts the processor into the Working state. STPCLK# PROCRDY CONNECT CLKFWDRST Figure 4. Exiting the Stop Grant State and Bus Connect Sequence The following sequence of events removes the processor from the Stop Grant state and connects it to the system bus: 1. The Southbridge deasserts processor of a wake event. STPCLK#, informing the 2. When the processor recognizes STPCLK# deassertion, it exits the low-power state and asserts PROCRDY, notifying the Northbridge to connect to the bus. 3. The Northbridge asserts CONNECT. 4. The Northbridge deasserts CLKFWDRST, synchronizing the forwarded clocks between the processor and the Northbridge. 5. The processor issues a Connect special cycle on the system bus and resumes operating system and application code execution. 16 Power Management Chapter 4 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Connect State Diagram Figure 5 below and Figure 6 on page 18 show the Northbridge and processor connect state diagrams, respectively. 4/A 2/A Disconnect Pending 3/C 5/B 8 Connect 1 Disconnect Requested 3 8 Disconnect 7/D,C Reconnect Pending Probe Pending 2 6/C Probe Pending 1 7/D Condition 1 A disconnect is requested and probes are still pending. 2 A disconnect is requested and no probes are pending. 3 A Connect special cycle from the processor. 4 No probes are pending. 5 PROCRDY is deasserted. 6 A probe needs service. 7 PROCRDY is asserted. Three SYSCLK periods after CLKFWDRST is deasserted. Although reconnected to the system interface, the 8 Northbridge must not issue any non-NOP SysDC commands for a minimum of four SYSCLK periods after deasserting CLKFWDRST. A Action Deassert CONNECT eight SYSCLK periods after last SysDC sent. B Assert CLKFWDRST. C Assert CONNECT. D Deassert CLKFWDRST. Figure 5. Northbridge Connect State Diagram Chapter 4 Power Management 17 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Connect 6/B 1 2/B Connect Pending 2 5 Connect Pending 1 3/A Disconnect 4/C Disconnect Pending Condition 1 CONNECT is deasserted by the Northbridge (for a previously sent Halt or Stop Grant special cycle). Action A CLKFWDRST is asserted by the Northbridge. B Issue a Connect special cycle.* C Return internal clocks to full speed and assert PROCRDY. The Connect special cycle is only issued after a processor wake-up event (interrupt or STPCLK# deassertion) occurs. If the AMD Athlon™ system bus is connected so the Northbridge can probe the processor, a Connect special cycle is not issued at that time (it is only issued after a subsequent processor wake-up event). Processor receives a wake-up event and must cancel 2 the disconnect request. 3 Deassert PROCRDY and slow down internal clocks. 4 Processor wake-up event or CONNECT asserted by Northbridge. Forward clocks start three SYSCLK periods after CLKFWDRST is deasserted. Note: * 5 CLKFWDRST is deasserted by the Northbridge. 6 Figure 6. Processor Connect State Diagram 18 Power Management Chapter 4 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 4.3 Clock Control The processor implements a Clock Control (CLK_Ctl) MSR (address C001_001Bh) that determines the internal clock divisor when the AMD Athlon system bus is disconnected. Refer to the AMD Athlon™ and AMD Duron™ Processors BIOS, Software, and Debug Developers Guide, order# 21656, for more details on the CLK_Ctl register. Chapter 4 Power Management 19 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 20 Power Management Chapter 4 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 5 CPUID Support AMD Athlon™ MP processor model 10 version and feature set recognition can be performed through the use of the CPUID instruction, that provides complete information about the processor—vendor, type, name, etc., and its capabilities. Software can make use of this information to accurately tune the system for maximum performance and benefit to users. For information on the use of the CPUID instruction see the following documents: ■ ■ ■ AMD Processor Recognition Application Note, order# 20734 AMD Athlon™ Processor Recognition Application Note Addendum, order# 21922 AMD Athlon™ and AMD Duron™ Processors BIOS, Software, and Debug Developers Guide, order# 21656 Chapter 5 CPUID Support 21 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 22 CPUID Support Chapter 5 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 6 Electrical and Thermal Specifications for the AMD Athlon™ MP Processor Model 10 This chapter provides the electrical and thermal specifications for the AMD Athlon™ MP processor model 10. Table 1 shows the electrical and thermal specifications in the C0 Working state and the S1 Stop Grant state for the AMD Athlon MP processor model 10. Table 1. Electrical and Thermal Specifications for the AMD Athlon™ MP Processor Model 10 ICC (Processor Current) Working State C0 Maximum Typical 37.5 A 29.5 A Stop Grant Maximum 8.75 A S11, 2, 3, 4 Thermal Power5 Maximum Die Temperature V Frequency in MHz CC_CORE (Core (Model Number) Voltage) 2000 (2600+) 2133 (2800+) Notes: Typical Maximum Typical 6.88 A 60.0 W 47.2 W 90°C 1.60 V 1. See Figure 2, "AMD Athlon™ MP Processor Model 10 Power Management States" on page 9. 2. The maximum Stop Grant currents are absolute worst case currents for parts that may yield from the worst case corner of the process and are not representative of the typical Stop Grant current that is currently about one-third of the maximum specified current. 3. These currents occur when the AMD Athlon™ system bus is disconnected and a low power ratio of 1/64 is applied to the core clock grid of the processor as dictated by a value of 2003_D22Fh programmed into the Clock Control (CLK_Ctl) MSR. For more information, refer to the AMD Athlon™ and AMD Duron™ Processors BIOS, Software, and Debug Developers Guide, order# 21656. 4. The Stop Grant current consumption is characterized at 50°C and not tested. 5. Thermal design power represents the maximum sustained power dissipated while executing publicly-available software or instruction sequences under normal system operation at nominal VCC_CORE. Thermal solutions must monitor the temperature of the processor to prevent the processor from exceeding its maximum die temperature. Chapter 6 Electrical and Thermal Specifications for the AMD Athlon™ MP Processor Model 10 23 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 24 Electrical and Thermal Specifications for the AMD Athlon™ MP Processor Model 10 Chapter 6 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 7 Electrical Data This chapter describes the electrical characteristics that apply to the AMD Athlon™ MP processor model 10. 7.1 Conventions The conventions used in this chapter are as follows: ■ ■ Current specified as being sourced by the processor is negative. Current specified as being sunk by the processor is positive. 7.2 Interface Signal Groupings The electrical data in this chapter is presented separately for each signal group. Table 2 defines each group and the signals contained in each group. Table 2. Interface Signal Groupings Signals Notes See , “Voltage Identification (VID[4:0])” on page 26, “” on page 75, “VCCA AC and DC Characteristics” on page 27,“VCCA Pin” on page 75, “VCC_CORE Characteristics” on page 28, and “COREFB and COREFB# Pins” on page 71. See “Frequency Identification (FID[3:0])” on page 27 and “FID[3:0] Pins” on page 71. See Table 8, “SYSCLK and SYSCLK# DC Characteristics,” on page 31, Table 9, “SYSCLK and SYSCLK# AC Characteristics,” on page 32, “SYSCLK and SYSCLK#” on page 75, and “PLL Bypass and Test Pins” on page 74. See “AMD Athlon™ System Bus AC and DC Characteristics” on page 33, and “CLKFWDRST Pin” on page 70. Signal Group Power VID[4:0], VCCA, VCC_CORE, COREFB, COREFB# Frequency FID[3:0] System Clocks SYSCLK, SYSCLK# (Tied to CLKIN/CLKIN# and RSTCLK/RSTCLK#), PLLBYPASSCLK#, PLLBYPASSCLK SADDIN[14:2]#, SADDOUT[14:2]#, SADDINCLK#, SADDOUTCLK#, SFILLVAL#, SDATAINVAL#, AMD Athlon™ SDATAOUTVAL#, SDATA[63:0]#, SDATAINCLK[3:0]#, System Bus SDATAOUTCLK[3:0]#, CLKFWDRST, PROCRDY, CONNECT Chapter 7 Electrical Data 25 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Table 2. Interface Signal Groupings (Continued) Signals Notes See “General AC and DC Characteristics” on page 35, “INTR Pin” on page 73, “NMI Pin” on page 74, “SMI# Pin” on page 75, “INIT# Pin” on page 73, “A20M# Pin” on page 70, “FERR Pin” on page 71,“IGNNE# Pin” on page 73, “SYSCLK and SYSCLK#” on page 75, and “FLUSH# Pin” on page 73. See “General AC and DC Characteristics” on page 35. See “General AC and DC Characteristics” on page 35, “PLL Bypass and Test Pins” on page 74, “Scan Pins” on page 74, “Analog Pin” on page 70. See “General AC and DC Characteristics” on page 35, “DBRDY and DBREQ# Pins” on page 71, “PWROK Pin” on page 74. See “APIC Pins AC and DC Characteristics” on page 40, and “APIC Pins, PICCLK, PICD[1:0]#” on page 70. See Table 13, “Thermal Diode Electrical Characteristics,” on page 38, and “THERMDA and THERMDC Pins” on page 75. Signal Group Southbridge RESET#, INTR, NMI, SMI#, INIT#, A20M#, FERR, IGNNE#, STPCLK#, FLUSH# JTAG TMS, TCK, TRST#, TDI, TDO PLLBYPASS#, PLLTEST#, PLLMON1, PLLMON2, SCANCLK1, SCANCLK2, SCANSHIFTEN, SCANINTEVAL, ANALOG Test Miscellaneous DBREQ#, DBRDY, PWROK APIC PICD[1:0]#, PICCLK Thermal THERMDA, THERMDC 7.3 Voltage Identification (VID[4:0]) Table 3 shows the VID[4:0] DC Characteristics. For more information on VID[4:0] DC Characteristics, see “” on page 75. Table 3. Parameter IOL VOH Note: VID[4:0] DC Characteristics Description Output Current Low Output High Voltage Min 6 mA – 5.25 V * Max * The VID pins are either open circuit or pulled to ground. It is recommended that these pins are not pulled above 5.25 V, which is 5.0 V + 5%. 26 Electrical Data Chapter 7 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 7.4 Frequency Identification (FID[3:0]) Table 4 shows the FID[3:0] DC characteristics. For more information, see “FID[3:0] Pins” on page 71. Table 4. IOL VOH Note: FID[3:0] DC Characteristics Description Output Current Low Output High Voltage Min 6 mA – 2.625 V 1 | VOH – VCC_CORE | ≤ 1.60 V 2 Max Parameter 1. The FID pins must not be pulled above 2.625 V, which is equal to 2.5 V plus a maximum of five percent. 2. Refer to “VCC_2.5V Generation Circuit” found in the section, “Motherboard Required Circuits,” of the AMD Athlon™ ProcessorBased Motherboard Design Guide, order# 24363. 7.5 VCCA AC and DC Characteristics Table 5 shows the AC and DC characteristics for VCCA. For more information, see “VCCA Pin” on page 75. Table 5. Symbol VVCCA IVCCA Notes: VCCA AC and DC Characteristics Parameter VCCA Pin Voltage VCCA Pin Current Min 2.25 0 Nominal 2.5 Max 2.75 | VVCCA – VCC_CORE | ≤ 1.60 V 50 Units V – mA/GHz Notes 1 2 3 1. Minimum and Maximum voltages are absolute. No transients below minimum nor above maximum voltages are permitted. 2. For more information, refer to the AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363. 3. Measured at 2.5 V. 7.6 Decoupling See the A MD Athlon™ Processor-Based Motherboard Design Guide , order# 24363, or contact your local AMD office for information about the decoupling required on the motherboard for use with the AMD Athlon MP processor model 10. Chapter 7 Electrical Data 27 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 7.7 VCC_CORE Characteristics Table 6 shows the AC and DC characteristics for VCC_CORE. See Figure 7 on page 29 for a graphical representation of the VCC_CORE waveform. Table 6. VCC_CORE AC and DC Characteristics Parameter Limit in Working State 50 –50 150 –100 10 5 Units mV mV mV mV µs µs Symbol VCC_CORE_DC_MAX Maximum static voltage above VCC_CORE_NOM* VCC_CORE_DC_MIN Maximum static voltage below VCC_CORE_NOM* VCC_CORE_AC_MAX Maximum excursion above VCC_CORE_NOM* VCC_CORE_AC_MIN Maximum excursion below VCC_CORE_NOM* tMAX_AC tMIN_AC Note: * All voltage measurements are taken differentially at the COREFB/COREFB# pins. Maximum excursion time for AC transients Negative excursion time for AC transients 28 Electrical Data Chapter 7 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Figure 7 shows the processor core voltage (V CC_CORE ) waveform response to perturbation. The tMIN_AC (negative AC transient excursion time) and tMAX_AC (positive AC transient excursion time) represent the maximum allowable time below or above the DC tolerance thresholds. tMAX_AC VCC_CORE_AC_MAX VCC_CORE_DC_MAX VCC_CORE_NOM VCC_CORE_DC_MIN VCC_CORE_AC_MIN tMIN_AC ICORE_MAX dI /dt ICORE_MIN Figure 7. VCC_CORE Voltage Waveform Chapter 7 Electrical Data 29 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 7.8 Absolute Ratings The AMD Athlon MP processor model 10 should not be subjected to conditions exceeding the absolute ratings, as such conditions can adversely affect long-term reliability or result in functional damage. Table 7 lists the maximum absolute ratings of operation for the AMD Athlon MP processor model 10. Table 7. VCC_CORE VCCA VPIN TSTORAGE Absolute Ratings Description Processor core voltage supply Processor PLL voltage supply Voltage on any signal pin Storage temperature of processor Min –0.5 V –0.5 V –0.5 V –40ºC Max VCC_CORE Max + 0.5 V VCCA Max + 0.5 V VCC_CORE Max + 0.5 V 100ºC Parameter 30 Electrical Data Chapter 7 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 7.9 SYSCLK and SYSCLK# AC and DC Characteristics Table 8 shows the DC characteristics of the SYSCLK and SYSCLK# differential clocks. The SYSCLK signal represents CLKIN and RSTCLK tied together while the SYSCLK# signal represents CLKIN# and RSTCLK# tied together. Table 8. Symbol SYSCLK and SYSCLK# DC Characteristics Description Min 400 450 –1 1 VCC_CORE / 2±100 4 25 * Max Units mV mV mA mA mV pF VThreshold-DC Crossing before transition is detected (DC) VThreshold-AC Crossing before transition is detected (AC) ILEAK_P ILEAK_N VCROSS CPIN Note: Leakage current through P-channel pullup to VCC_CORE Leakage current through N-channel pulldown to VSS (Ground) Differential signal crossover Capacitance * * The following processor inputs have twice the listed capacitance because they connect to two input pads—SYSCLK and SYSCLK#. SYSCLK connects to CLKIN/RSTCLK. SYSCLK# connects to CLKIN#/RSTCLK#. Figure 8 shows the DC characteristics of the SYSCLK and SYSCLK# signals. VCROSS VThreshold-DC = 400mV VThreshold-AC = 450mV Figure 8. SYSCLK and SYSCLK# Differential Clock Signals Chapter 7 Electrical Data 31 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Table 9 shows the SYSCLK/SYSCLK# differential clock AC characteristics of the AMD Athlon MP processor model 10. Table 9. Symbol SYSCLK and SYSCLK# AC Characteristics Parameter Description Clock Frequency Duty Cycle Minimum 50 30% 7.5 1.05 1.05 2 2 ± 300 Maximum 133 70% ns ns ns ns ns ps 2, 3 Units MHz Notes 1 t1 t2 t3 t4 t5 Notes: Period High Time Low Time Fall Time Rise Time Period Stability 1. The AMD Athlon™ system bus operates at twice the front-side bus (FSB) frequency shown here. 2. Circuitry driving the AMD Athlon system bus clock inputs must exhibit a suitably low closed-loop jitter bandwidth to allow the PLL to track the jitter. The –20dB attenuation point, as measured into a 20- or 30-pF load must be less than 500 kHz. 3. Circuitry driving the AMD Athlon system bus clock inputs may purposely alter the AMD Athlon system bus clock frequency (spread spectrum clock generators). In no cases can the AMD Athlon system bus period violate the minimum specification above. AMD Athlon system bus clock inputs can vary from 100% of the specified frequency to 99% of the specified frequency at a maximum rate of 100 kHz. Figure 9 shows a sample waveform of the SYSCLK signal. t2 VCROSS VThreshold-AC t3 t5 t1 t4 Figure 9. SYSCLK Waveform 32 Electrical Data Chapter 7 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 7.10 AMD Athlon™ System Bus AC and DC Characteristics Table 10 shows the DC characteristics of the AMD Athlon system bus used by the AMD Athlon MP processor model 10. See Table 6, “VCC_CORE AC and DC Characteristics,” on page 28 for information on TDIE and VCC_CORE. For information about SYSCLK and SYSCLK#, see “SYSCLK and SYSCLK#” on page 75 and Table 19, “Pin Name Abbreviations,” on page 54. Table 10. AMD Athlon™ System Bus DC Characteristics Symbol VREF Parameter DC Input Reference Voltage VIN = VREF Nominal VIN = VREF Nominal VREF + 200 –500 VIN = VSS (Ground) VIN = VCC_CORE Nominal 4 0.90 x RsetN,P 40 40 –1 1 7 1.1 x RsetN,P 70 70 Condition Min Max Units Notes mV µA 100 VCC_CORE + 500 VREF – 200 µA mV mV mA mA pF Ω Ω Ω 2 2 2 1 (0.5 x VCC_CORE) (0.5 x VCC_CORE) –50 +50 –100 IVREF_LEAK_P VREF Tristate Leakage Pullup IVREF_LEAK_N VREF Tristate Leakage Pulldown VIH VIL ILEAK_P ILEAK_N CIN RON RsetP RsetN Notes: Input High Voltage Input Low Voltage Tristate Leakage Pullup Tristate Leakage Pulldown Input Pin Capacitance Output Resistance Impedance Set Point, P Channel Impedance Set Point, N Channel 1. VREF is nominally set to 50% of VCC_CORE with actual values that are specific to motherboard design implementation. VREF must be created with a sufficiently accurate DC source and a sufficiently quiet AC response to adhere to the ± 50 mV specification listed above. 2. Measured at VCC_CORE / 2. Chapter 7 Electrical Data 33 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 The AC characteristics of the AMD Athlon system bus are shown in Table 11 on page 34. The parameters are grouped based on the source or destination of the signals involved. Table 11. AMD Athlon™ System Bus AC Characteristics Group All Signals TRISE TFALL TSKEW-SAMEEDGE TSKEW-DIFFEDGE Forward Clocks TSU THD CIN COUT TVAL Sync Notes: Symbol Parameter Output Rise Slew Rate Output Fall Slew Rate Output skew with respect to the same clock edge Output skew with respect to a different clock edge Input Data Setup Time Input Data Hold Time Capacitance on input clocks Capacitance on output clocks RSTCLK to Output Valid Setup to RSTCLK Hold from RSTCLK Min 1 1 – – 300 300 4 4 250 500 1000 Max 3 3 385 770 Units V/ns V/ns ps ps ps ps Notes 1 1 2 2 3 3 25 12 2000 pF pF ps ps ps 4, 5 4, 6 4, 6 TSU THD 1. Rise and fall time ranges are guidelines over which the I/O has been characterized. 2. TSKEW-SAMEEDGE is the maximum skew within a clock forwarded group between any two signals or between any signal and its forward clock, as measured at the package, with respect to the same clock edge. TSKEW-DIFFEDGE is the maximum skew within a clock forwarded group between any two signals or between any signal and its forward clock, as measured at the package, with respect to different clock edges. 3. Input SU and HD times are with respect to the appropriate Clock Forward Group input clock. 4. The synchronous signals include PROCRDY, CONNECT, and CLKFWDRST. 5. T VAL is RSTCLK rising edge to output valid for PROCRDY. Test Load is 25 pF. 6. TSU is setup of CONNECT/CLKFWDRST to rising edge of RSTCLK. THD is hold of CONNECT/CLKFWDRST from rising edge of RSTCLK. 34 Electrical Data Chapter 7 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 7.11 General AC and DC Characteristics Table 12 shows the AMD Athlon MP processor model 10 AC and DC characteristics of the Southbridge, JTAG, test, and miscellaneous pins. Table 12. General AC and DC Characteristics Symbol VIH VIL VOH VOL ILEAK_P ILEAK_N IOH IOL TSU THD Notes: Parameter Description Input High Voltage Input Low Voltage Output High Voltage Output Low Voltage Tristate Leakage Pullup Tristate Leakage Pulldown Output High Current Output Low Current Sync Input Setup Time Sync Input Hold Time Condition Min (VCC_CORE / 2) + 200 mV –300 VCC_CORE – 400 –300 Max VCC_CORE + 300 mV 350 VCC_CORE + 300 400 Units V mV mV mV mA Notes 1, 2 1, 2 VIN = VSS (Ground) VIN = VCC_CORE Nominal –1 600 –6 6 2.0 0.0 µA mA mA ns ps 3 3 4, 5 4, 5 1. Characterized across DC supply voltage range. 2. Values specified at nominal VCC_CORE . Scale parameters between VCC_CORE. minimum and VCC_CORE. maximum. 3. IOL and IOH are measured at VOL maximum and VOH minimum, respectively. 4. Synchronous inputs/outputs are specified with respect to RSTCLK and RSTCK# at the pins. 5. These are aggregate numbers. 6. Edge rates indicate the range over which inputs were characterized. 7. In asynchronous operation, the signal must persist for this time to enable capture. 8. This value assumes RSTCLK period is 10 ns ==> TBIT = 2*fRST. 9. The approximate value for standard case in normal mode operation. 10. This value is dependent on RSTCLK frequency, divisors, Low Power mode, and core frequency. 11. Reassertions of the signal within this time are not guaranteed to be seen by the core. 12. This value assumes that the skew between RSTCLK and K7CLKOUT is much less than one phase. 13. This value assumes RSTCLK and K7CLKOUT are running at the same frequency, though the processor is capable of other configurations. 14. Time to valid is for any open-drain pins. See requirements 7 and 8 in the “Power-Up Timing Requirements“ chapter for more information. Chapter 7 Electrical Data 35 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Table 12. General AC and DC Characteristics (Continued) Symbol TDELAY TBIT TRPT TRISE TFALL CPIN TVALID Notes: Parameter Description Output Delay with respect to RSTCLK Input Time to Acquire Input Time to Reacquire Signal Rise Time Signal Fall Time Pin Capacitance Time to data valid Condition Min 0.0 20.0 40.0 1.0 1.0 4 Max 6.1 Units ns ns ns Notes 5 7, 8 9–13 6 6 3.0 3.0 12 100 V/ns V/ns pF ns 14 1. Characterized across DC supply voltage range. 2. Values specified at nominal VCC_CORE . Scale parameters between VCC_CORE. minimum and VCC_CORE. maximum. 3. IOL and IOH are measured at VOL maximum and VOH minimum, respectively. 4. Synchronous inputs/outputs are specified with respect to RSTCLK and RSTCK# at the pins. 5. These are aggregate numbers. 6. Edge rates indicate the range over which inputs were characterized. 7. In asynchronous operation, the signal must persist for this time to enable capture. 8. This value assumes RSTCLK period is 10 ns ==> TBIT = 2*fRST. 9. The approximate value for standard case in normal mode operation. 10. This value is dependent on RSTCLK frequency, divisors, Low Power mode, and core frequency. 11. Reassertions of the signal within this time are not guaranteed to be seen by the core. 12. This value assumes that the skew between RSTCLK and K7CLKOUT is much less than one phase. 13. This value assumes RSTCLK and K7CLKOUT are running at the same frequency, though the processor is capable of other configurations. 14. Time to valid is for any open-drain pins. See requirements 7 and 8 in the “Power-Up Timing Requirements“ chapter for more information. 36 Electrical Data Chapter 7 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 7.12 Open Drain Test Circuit Figure 10 is a test circuit that may be used on automated test equipment (ATE) to test for validity on open drain pins. Refer to Table 12, “General AC and DC Characteristics,” on page 35 for timing requirements. VTermination1 50 Ω ±3% Open-Drain Pin IOL = Output Current2 Notes: 1. VTermination = 1.2 V for VID and FID pins VTermination = 1.0 V for APIC pins 2. IOL = –6 mA for VID and FID pins IOL = –9 mA for APIC pins Figure 10. General ATE Open-Drain Test Circuit Chapter 7 Electrical Data 37 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 7.13 Thermal Diode Characteristics The AMD Athlon MP processor model 10 provides a diode that can be used in conjunction with an external temperature sensor to determine the die temperature of the processor. The diode anode (THERMDA) and cathode (THERMDC) are available as pins on the processor, as described in “THERMDA and THERMDC Pins” on page 75. For information about thermal design for the AMD Athlon MP p r o c e s s o r m o d e l 1 0 , i n c l u d i n g l ayo u t a n d a i r f l o w considerations, see the AMD Processor Thermal, Mechanical, and Chassis Cooling Design Guide , order# 23794, and the cooling guidelines on http://www.amd.com. Thermal Diode Electrical Characteristics Table 13 shows the AMD Athlon MP processor model 10 characteristics of the on-board thermal diode For information ab o u t c a l c u l a t i o n s fo r t h e i d e a l d i o d e e q u a t i o n a n d temperature offset correction, see Appendix A, “Thermal Diode Calculations” on page 79. Table 13. Thermal Diode Electrical Characteristics Symbol I Parameter Description Sourcing current Min 5 1.00000 1.00374 1.00261 0.93 Ω Nom Max 300 1.00900 Units µA Notes 1 2, 3, 4 3, 4 3, 4 nf, lumped Lumped ideality factor nf, actual RT Notes: Actual ideality factor Series Resistance 1. The sourcing current should always be used in forward bias only. 2. Characterized at 95°C with a forward bias current pair of 10 µA and 100 µA. AMD recommends using a minimum of two sourcing currents to accurately measure the temperature of the thermal diode. 3. Not 100% tested. Specified by design and limited characterization. 4. The lumped ideality factor adds the effect of the series resistance term to the actual ideality factor. The series resistance term indicates the resistance from the pins of the processor to the on-die thermal diode. The value of the lumped ideality factor depends on the sourcing current pair used. Thermal Protection Characterization The following section describes parameters relating to thermal protection. The implementation of thermal control circuitry to control processor temperature is left to the manufacturer to determine how to implement. 38 Electrical Data Chapter 7 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Thermal limits in motherboard design are necessary to protect the processor from thermal damage. T SH UT D OWN i s the temperature for thermal protection circuitry to initiate shutdown of the processor. T SD_DELAY i s the maximum time allowed from the detection of the over-temperature condition to processor shutdown to prevent thermal damage to the processor. Systems that do not implement thermal protection circuitry or that do not react within the time specified by T SD_DELAY can cause thermal damage to the processor during a fan failure or if the processor is powered up without a heat-sink. The processor relies on thermal circuitry on the motherboard to turn off the regulated core voltage to the processor in response to a thermal shutdown event. Thermal protection circuitry reference designs and thermal solution guidelines are found in the following documents: ■ ■ ■ AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363 AMD Thermal, Mechanical, and Chassis Cooling Design Guide, order# 23794 http://www1.amd.com/products/athlon/thermals Table 14 shows the TSHUTDOWN and TSD_DELAY specifications for circuitry in motherboard design necessary for thermal protection of the processor. Table 14. Guidelines for Platform Thermal Protection of the Processor Symbol TSD_DELAY Notes: Parameter Description Maximum allowed time from TSHUTDOWN detection to processor shutdown Max 125 500 Units °C ms Notes 1, 2, 3 1, 3 TSHUTDOWN Thermal diode shutdown temperature for processor protection 1. The thermal diode is not 100% tested, it is specified by design and limited characterization. 2. The thermal diode is capable of responding to thermal events of 40°C/s or faster. 3. The AMD Athlon™ MP processor model 10 provides a thermal diode for measuring die temperature of the processor. The processor relies on thermal circuitry on the motherboard to turn off the regulated core voltage to the processor in response to a thermal shutdown event. Refer to AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363, for thermal protection circuitry designs. Chapter 7 Electrical Data 39 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 7.14 APIC Pins AC and DC Characteristics Table 15 shows the AMD Athlon MP processor model 10 AC and DC characteristics of the APIC pins. Table 15. APIC Pin AC and DC Characteristics Symbol Parameter Description VIH VIL VOH VOL ILEAK_P Input High Voltage Input Low Voltage Output High Voltage Output Low Voltage Tristate Leakage Pullup VIN = VSS (Ground) VIN = 2.5 V VOL Max 9 1.0 1.0 1 1 4 12 3.0 3.0 VCC_CORE < VCC_CORE_MAX –300 –1 1 Condition VCC_CORE < VCC_CORE_MAX –300 Min 1.7 Max 2.625 | VIH – VCC_CORE | ≤ 1.60 V 700 2.625 | VOH – VCC_CORE | ≤ 1.60 V 400 Units V V mV V V mV mA mA mA V/ns V/ns ns ns pF 3 3 Notes 1, 2 3 1 2 3 ILEAK_N Tristate Leakage Pulldown IOL TRISE TFALL TSU THD CPIN Notes: Output Low Current Signal Rise Time Signal Fall Time Setup Time Hold Time Pin Capacitance 1. Characterized across DC supply voltage range. 2. The 2.625-V value is equal to 2.5 V plus a maximum of five percent. 3. Refer to “VCC_2.5V Generation Circuit” found in the section, “Motherboard Required Circuits,” of the AMD Athlon™ ProcessorBased Motherboard Design Guide, order# 24363. 4. Edge rates indicate the range for characterizing the inputs. 40 Electrical Data Chapter 7 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 8 Signal and Power-Up Requirements The AMD Athlon™ MP processor model 10 is designed to provide functional operation if the voltage and temperature parameters are within the limits of normal operating ranges. 8.1 Power-Up Requirements Figure 11 shows the relationship between key signals in the system during a power-up sequence. This figure details the requirements of the processor. Signal Sequence and Timing Description 3.3 V Supply VCCA (2.5 V) (for PLL) VCC_CORE 2 Warm reset condition RESET# 1 6 NB_RESET# 4 5 PWROK FID[3:0] 3 System Clock 7 8 Figure 11. Signal Relationship Requirements During Power-Up Sequence Notes: 1. Figure 11 represents several signals generically by using names not necessarily consistent with any pin lists or schematics. 2. Requirements 1–8 in Figure 11 are described in “Power-Up Timing Requirements” on page 42. Chapter 8 Signal and Power-Up Requirements 41 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Power-Up Timing Requirements. The signal timing requirements are as follows: 1. RESET# must be asserted before PWROK is asserted. The AMD Athlon MP processor model 10 does not set the correct clock multiplier if PWROK is asserted prior to a RESET# assertion. It is recommended that RESET# be asserted at least 10 nanoseconds prior to the assertion of PWROK. In practice, a Southbridge asserts RESET# milliseconds before PWROK is asserted. 2. All motherboard voltage planes must be within specification before PWROK is asserted. PWROK is an output of the voltage regulation circuit on the motherboard. PWROK indicates that VCC_CORE and all other voltage planes in the system are within specification. The motherboard is required to delay PWROK assertion for a minimum of three milliseconds from the 3.3 V supply being within specification. This delay ensures that the system clock (SYSCLK/SYSCLK#) is operating within specification when PWROK is asserted. The processor core voltage, VCC_CORE, must be within specification as dictated by the VID[4:0] pins driven by the processor before PWROK is asserted. Before PWROK assertion, the AMD Athlon MP processor is clocked by a ring oscillator. The processor PLL is powered by VCCA. The processor PLL does not lock if VCCA is not high enough for the processor logic to switch for some period before PWROK is asserted. VCCA must be within specification at least five microseconds before PWROK is asserted. In practice VCCA, VCC_CORE, and all other voltage planes must be within specification for several milliseconds before PWROK is asserted. After PWROK is asserted, the processor PLL locks to its operational frequency. 3. The system clock (SYSCLK/SYSCLK#) must be running before PWROK is asserted. When PWROK is asserted, the processor switches from driving the internal processor clock grid from the ring oscillator to driving from the PLL. The reference system 42 Signal and Power-Up Requirements Chapter 8 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms clock must be valid at this time. The system clocks are designed to be running after 3.3 V has been within specification for three milliseconds. 4. PWROK assertion to deassertion of RESET# The duration of RESET# assertion during cold boots is intended to satisfy the time it takes for the PLL to lock with a less than 1 ns phase error. The processor PLL begins to run after PWROK is asserted and the internal clock grid is switched from the ring oscillator to the PLL. The PLL lock time may take from hundreds of nanoseconds to tens of microseconds. It is recommended that the minimum time between PWROK assertion to the deassertion of RESET# be at least 1.0 milliseconds. Southbridges enforce a delay of 1.5 to 2.0 milliseconds between PWRGD (Southbridge version of PWROK) assertion and NB_RESET# deassertion. 5. PWROK must be monotonic and meet the timing requirements as defined in Table 12, “General AC and DC Characteristics,” on page 35. The processor should not switch between the ring oscillator and the PLL after the initial assertion of PWROK. 6. NB_RESET# must be asserted (causing CONNECT to also assert) before RESET# is deasserted. In practice all Southbridges enforce this requirement. If NB_RESET# does not assert until after RESET# has deasserted, the processor misinterprets the CONNECT assertion (due to NB_RESET# being asserted) as the beginning of the SIP transfer. There must be sufficient overlap in the resets to ensure that CONNECT is sampled asserted by the processor before RESET# is deasserted. 7. The FID[3:0] signals are valid within 100 ns after PWROK is asserted. The chipset must not sample the FID[3:0] signals until they become valid. Refer to the AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363, for the specific implementation and additional circuitry required. 8. The FID[3:0] signals become valid within 100 ns after RESET# is asserted. Refer to the AMD Athlon™ ProcessorBased Motherboard Design Guide, order# 24363, for the specific implementation and additional circuitry required. Chapter 8 Signal and Power-Up Requirements 43 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Clock Multiplier Selection (FID[3:0]) The chipset samples the FID[3:0] signals in a chipset-specific manner from the processor and uses this information to determine the correct serial initialization packet (SIP). The chipset then sends the SIP information to the processor for configuration of the AMD Athlon system bus for the clock multiplier that determines the processor frequency indicated by the FID[3:0] code. The SIP is sent to the processor using the SIP protocol. This protocol uses the PROCRDY, CONNECT, and CLKFWDRST signals, that are synchronous to SYSCLK. For more information about FID[3:0], see “FID[3:0] Pins” on page 71. Serial Initialization Packet (SIP) Protocol. Refer to AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902 for details of the SIP protocol. 8.2 Processor Warm Reset Requirements RESET# cannot be asserted to the processor without also being asserted to the Northbridge. RESET# to the Northbridge is the same as PCI RESET#. The minimum assertion for PCI RESET# is one millisecond. Southbridges enforce a minimum assertion of RESET# for the processor, Northbridge, and PCI of 1.5 to 2.0 milliseconds. Northbridge Reset Pins 44 Signal and Power-Up Requirements Chapter 8 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 9 Mechanical Data The AMD Athlon™ MP processor model 10 connects to the motherboard through a Pin Grid Array (PGA) socket named Socket A. This processor utilizes the Organic Pin Grid Array (OPGA) package type described in this chapter. For more information, see the AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363. 9.1 Die Loading The processor die on the OPGA package is exposed at the top of the package. This feature facilitates heat transfer from the die to an approved heat sink. Any heat sink design should avoid loads on corners and edges of die. The OPGA package has compliant pads that serve to bring surfaces in planar contact. Tool-assisted zero insertion force sockets should be designed so that no load is placed on the ceramic substrate of the package. Table 16 shows the mechanical loading specifications for the processor die. It is critical that the mechanical loading of the heat sink does not exceed the limits shown in Table 16. Table 16. Mechanical Loading Location Die Surface Die Edge Notes: Dynamic (MAX) 100 10 Static (MAX) 30 10 Units lbf lbf Note 1 2 1. Load specified for coplanar contact to die surface. 2. Load defined for a surface at no more than a two-degree angle of inclination to die surface. Chapter 9 Mechanical Data 45 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 9.2 AMD Athlon™ MP Processor Model 10 Part Number 27488 OPGA Package Dimensions Table 17 shows the part number 27488 OPGA package dimensions in millimeters assigned to the letters and symbols used in the 27488 package diagram, Figure 12 on page 47. Table 17. Dimensions for the AMD Athlon™ MP Processor Model 10 Part Number 27488 OPGA Package Letter or Symbol D/E D1/E1 D2 D3 D4 D5 D6 D7 D8 D9 E2 E3 E4 E5 E6 E7 E8 Note: Minimum Maximum Dimension1 Dimension1 49.27 7.42 REF 3.30 10.78 10.78 8.13 12.33 3.05 12.71 13.61 REF 2.35 7.87 7.87 11.41 11.41 13.28 2.65 8.42 8.42 11.96 11.96 13.83 3.60 11.33 11.33 8.68 12.88 3.35 13.26 49.78 45.72 BSC Letter or Symbol E9 G/H A A1 A2 A3 A4 φP φb φb1 S L M N e e1 Mass2 Minimum Maximum Dimension1 Dimension1 1.66 – 1.942 REF 1.00 0.80 0.116 – – 0.43 1.40 REF 1.435 3.05 37 453 1.27 BSC 2.54 BSC 11.0 g REF 2.375 3.31 1.20 0.88 – 1.90 6.60 0.50 1.96 4.50 1. Dimensions are given in millimeters. 2. The mass consists of the completed package, including processor, surface mounted parts and pins. 46 Mechanical Data Chapter 9 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Figure 12. AMD Athlon™ MP Processor Model 10 Part Number 27488 OPGA Package Diagram Chapter 9 Mechanical Data 47 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 9.3 AMD Athlon™ MP Processor Model 10 Part Number 27493 OPGA Package Dimensions Table 18 shows the part number 27493 OPGA package dimensions in millimeters assigned to the letters and symbols shown in the 27493 package diagram, Figure 13 on page 49. Table 18. Dimensions for the AMD Athlon™ MP Processor Model 10 Part Number 27493 OPGA Package Letter or Symbol D/E D1/E1 D2 D3 D4 D5 D6 D7 D8 D9 E2 E3 E4 E5 E6 E8 E9 Note: Minimum Maximum Dimension1 Dimension1 49.27 7.42 REF 3.30 10.78 10.78 8.13 12.33 3.05 12.71 13.61 REF 2.35 7.87 7.87 11.41 13.28 1.66 2.65 8.42 8.42 11.96 13.83 1.96 3.60 11.33 11.33 8.68 12.88 3.35 13.26 49.78 45.72 BSC Letter or Symbol G/H A A1 A2 A3 A4 φP φb φb1 S L M N e e1 Mass2 Minimum Maximum Dimension1 Dimension1 – 1.917 REF 0.977 0.80 0.116 – – 0.43 1.40 REF 1.435 3.05 37 453 1.27 BSC 2.54 BSC 11.0 g REF 2.375 3.31 1.177 0.88 – 1.90 6.60 0.50 4.50 1. Dimensions are given in millimeters. 2. The mass consists of the completed package, including processor, surface mounted parts and pins. 48 Mechanical Data Chapter 9 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Figure 13. AMD Athlon™ MP Processor Model 10 Part Number 27493 OPGA Package Diagram Chapter 9 Mechanical Data 49 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 50 Mechanical Data Chapter 9 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 10 Pin Descriptions This chapter includes pin diagrams of the organic pin grid array (OPGA) for the AMD Athlon™ MP processor model 10, a listing of pin name abbreviations, a cross-referenced listing of pin locations to signal names, and detailed pin descriptions. 10.1 Pin Diagram and Pin Name Abbreviations Figure 14 on page 52 shows the staggered Pin Grid Array (PGA) for the AMD Athlon MP processor model 10. Because some of the pin names are too long to fit in the grid, they are abbreviated. Figure 15 on page 53 shows the bottomside view of the array. Table 19 on page 54 lists all the pins in alphabetical order by pin name, along with the abbreviation where necessary. Chapter 10 Pin Descriptions 51 52 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 1 2 3 4 5 A SAO#3 VCC VSS VCC VSS VCC VSS VCC VSS VCC VSS VCC VSS VCC VSS VCC SD#55 SD#61 SD#53 SD#63 SD#62 SCK#7 SD#57 SD#39 SD#35 SD#34 SD#44 SCK#5 SDOC#2 SD#40 SD#30 SAO#12 SAO#5 A B C D E B SAO#2 VCC SAO#6 NC KEY NC VID[4] NC VID[3] VCC KEY VSS KEY VCC THDA VSS THDC VCC NC VSS KEY VCC KEY VSS NC NC NC NC KEY NC NC NC NC NC NC 6 7 8 9 10 11 VSS SD#54 VSS SD#52 VSS KEY NC NC NC NC VSS NC VCC NC VSS NC VCC NC VSS NC VCC NC VSS NC VCC NC NC NC NC KEY VCC NC VCC NC VCC NC NC 12 VCC SDOC#3 VCC SD#50 VCC NC VCC SD#19 VCC SD#26 VSS SD#25 VCC SD#24 VSS SD#7 VCC SD#5 VSS SDIC#0 VCC SCK#1 VSS SD#8 VCC SD#10 VSS SAI#5 VCC KEY VSS NC VCC PLMN2 VSS PLMN1 13 14 VSS SCK#6 VSS SD#49 VSS NC VSS VCC VSS VCC VSS VCC VSS NC NC NC VSS SDIC#1 VCC SCK#2 VSS SD#27 VCC SD#17 VSS SD#15 VCC SD#4 VSS SD#2 VCC SD#3 VSS SD#0 VCC SD#14 VSS SDOC#0 VSS NC VCC NC VSS PLBYC# VCC PLBYC 15 16 C SD#51 VCC SDIC#3 VCC KEY KEY NC NC KEY KEY NC NC NC SD#20 VSS VCC VSS VCC VSS VCC NC VCC VCC SD#23 VSS SD#29 VCC SD#28 VSS SD#18 VCC SD#16 VSS SD#6 VCC SCK#0 VSS SD#1 VCC SD#12 VSS SD#13 VCC SD#11 VSS SD#9 VCC NC VSS NC VCC CLKIN# VSS CLKIN 17 18 SAO#7 VSS SD#48 SD#58 SD#36 SD#46 SCK#4 SDIC#2 SD#33 SD#32 SCK#3 SD#31 VCC SD#21 VCC VSS VCC VSS VCC VSS VCC VSS VSS SD#22 SAO#9 SAO#8 SD#60 SD#59 SD#56 SD#37 SD#47 SD#38 SD#45 SD#43 SD#42 SD#41 SDOC#1 D VCC VCC VSS E SAO#11 SAOC# SAO#4 F VSS VSS VSS F G H J K L M N P Q R S T U V W X Y Z AA AB AC AD AE G SAO#10 SAO#14 SAO#13 H VCC VCC NC J SAO#0 SAO#1 NC K VSS VSS VSS L VID[0] VID[1] VID[2] M VCC VCC VCC N PICCLK PICD#0 PICD#1 P VSS VSS VSS Q TCK TMS SCNSN R VCC VCC VCC S SCNCK1 SCNINV SCNCK2 T VSS VSS VSS U TDI TRST# TDO V VCC VCC VCC W FID[0] FID[1] VREF_S AMD Athlon™ MP Processor Model 10 Topside View Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Pin Descriptions VSS COREFB VSS NC VSS NC ANLOG VCC COREFB# KEY VCC VSS VSS NC VCC CLKFR VSS RCLK# VCC RCLK 19 20 X VSS VSS VSS Y FID[2] FID[3] NC Z VCC VCC VCC AA DBRDY DBREQ# NC AB VSS VSS VSS AC STPC# PLTST# ZN AD VCC VCC VCC AE A20M# PWROK ZP AF VSS VSS NC VCC NC VSS VCCA VCC K7CO VSS K7CO# 21 22 NC KEY VCC PLBYP# VSS CNNCT VCC PRCRDY 23 24 NC KEY VSS NC VCC NC VSS NC 25 26 NC NC NC SAI#0 VSS NC VCC NC 27 28 VCC SAI#2 VSS SFILLV# VCC SAI#1 VSS SAI#12 29 30 VCC SAI#11 VSS SAIC# VSS SDOV# VCC SAI#14 31 32 AF SAI#7 VSS SAI#6 VCC SAI#8 VSS SDINV# 33 34 AG FERR RESET# NC AG AH SAI#3 VCC SAI#4 VCC SAI#13 35 36 AH VCC VCC AMD AJ IGNNE# INIT# VCC AJ AK SAI#10 VSS SAI#9 37 AK VSS VSS CPR# AL INTR FLUSH# VCC AL AM AN AM VCC VSS VSS AN NMI SMI# 26426C—October 2003 Chapter 10 1 2 3 4 5 Figure 14. AMD Athlon™ MP Processor Model 10 Pin Diagram—Topside View A B C D E F G H J K L M N P Q R S T U V W X Y Z AA AB AC AD AE AF AG AH AJ AK AL AM AN 1 SAO#10 VCC SAO#14 VCC SAO#13 NC KEY NC KEY NC NC VCC NC VSS KEY VCC KEY VSS NC VCC NC VSS KEY VCC KEY VSS NC NC NC NC NC NC SD#20 VSS SD#23 VSS SD#21 G H J K L M SAO#7 VSS SAO#1 VSS NC VSS VID[4] NC KEY NC COREFB VSS COREFB# VCC KEY VSS KEY VCC NC VSS NC VCC NC VSS NC VCC KEY NC KEY NC NC VCC SD#19 VCC SDIC#1 VCC SD#29 SD#28 VSS SD#18 N P SAO#11 VCC VID[1] VCC VID[2] VCC VID[3] VCC NC VCC NC VSS ANLOG VCC NC VSS NC VCC NC VSS CLKFR VCC VCCA VSS PLBYP# VCC NC VSS SAI#0 VSS NC VCC SD#7 VSS SD#17 VCC SD#16 Q R SAO#0 VSS PICD#0 VSS PICD#1 VSS KEY VSS VCC VSS VCC VSS VCC VSS NC NC NC NC NC VCC NC VSS PLMN2 VCC PLBYC# VSS CLKIN# VCC RCLK# VSS K7CO VCC CNNCT VSS NC VCC NC VSS SAI#1 VCC NC VSS SD#5 VCC SD#15 VSS SD#6 S T VID[0] VCC TMS VCC SCNSN VCC KEY THDA THDC NC KEY KEY NC NC KEY NC VSS VCC VSS VCC VSS VCC NC AMD CPR# NC NC NC VCC NC VSS PLMN1 VCC PLBYC VSS CLKIN VCC RCLK VSS K7CO# VCC PRCRDY VSS NC VCC NC VSS SAI#12 VSS NC VCC SDIC#0 VSS SD#4 VCC SCK#0 U V PICCLK VSS SCNINV VSS SCNCK2 TDO VREF_S NC NC ZN ZP NC VCC VCC VSS NC VCC VSS VCC VSS VCC VSS VCC VSS VSS SMI# TRST# FID[1] FID[3] DBREQ# PLTST# PWROK RESET# INIT# FLUSH# NMI VCC VSS VCC VSS VCC VSS VCC VSS VCC TCK SCNCK1 TDI FID[0] FID[2] DBRDY STPC# A20M# FERR IGNNE# INTR 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 2 VSS VCC VSS Chapter 10 3 SAO#12 SAO#9 SAOC# 4 VCC VCC VSS 5 SAO#5 SAO#8 SAO#4 26426C—October 2003 6 VSS VSS VSS 7 SAO#3 SAO#2 SAO#6 8 VCC VCC NC 9 SD#55 SD#54 SD#52 10 VSS VSS VSS 11 SD#61 SDOC#3 SD#50 12 VCC VCC VCC 13 SD#53 SCK#6 SD#49 14 VSS VSS VSS 15 SD#63 SD#51 SDIC#3 16 VCC VCC VCC 17 SD#62 SD#60 SD#48 18 VSS VSS VSS 19 SCK#7 SD#59 SD#58 20 VCC VCC VCC 21 SD#57 SD#56 SD#36 AMD Athlon™ MP Processor Model 10 Bottomside View Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Pin Descriptions VSS NC VSS SD#26 VSS SCK#2 SD#27 VCC SD#25 SD#24 VCC VSS NC NC NC VCC VSS VCC VCC NC VSS SCK#1 VCC SD#2 VSS SD#1 W X 22 VSS VSS VSS 23 SD#39 SD#37 SD#46 24 VCC VCC VCC 25 SD#35 SD#47 SCK#4 26 VSS VSS VSS 27 SD#34 SD#38 SDIC#2 28 VCC VCC VCC 29 SD#44 SD#45 SD#33 30 VSS VSS NC NC NC VCC SD#8 VSS SD#3 VCC SD#12 Y Z NC NC VSS SD#10 VCC SD#0 VSS SD#13 AA AB NC NC NC SAI#5 VSS SD#14 VCC SD#11 AC AD VCC SFILLV# VSS SAI#2 VCC SDOC#0 VSS SD#9 AE AF VCC SDOV# VSS SAIC# VSS SAI#11 VCC SAI#7 AG AH 30 SAI#14 VSS SAI#8 VCC SAI#6 VSS SAI#3 AJ AK 31 SCK#5 SD#43 SD#32 31 32 SDINV# VCC SAI#4 VCC SAI#10 AL AM 32 VCC VCC VCC 33 SDOC#2 SD#42 SCK#3 33 34 SAI#13 VSS SAI#9 AN 34 VSS VSS VCC 35 SD#40 SD#41 SD#31 35 36 37 36 VCC VSS VCC 37 SD#30 SDOC#1 SD#22 A B C D E F 53 Figure 15. AMD Athlon™ MP Processor Model 10 Pin Diagram—Bottomside View Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Table 19. Pin Name Abbreviations Abbreviation Full Name A20M# AMD ANLOG CLKFR ANALOG CLKFWDRST CLKIN CLKIN# CNNCT CONNECT COREFB COREFB# CPR# CPU_PRESENCE# DBRDY DBREQ# FERR FID[0] FID[1] FID[2] FID[3] FLUSH# IGNNE# INIT# INTR K7CO K7CO# K7CLKOUT K7CLKOUT# KEY KEY KEY KEY KEY KEY KEY KEY KEY KEY KEY Pin AE1 AH6 AJ13 AJ21 AN17 AL17 AL23 AG11 AG13 AK6 AA1 AA3 AG1 W1 W3 Y1 Y3 AL3 AJ1 AJ3 AL1 AL21 AN21 G7 G9 G15 G17 G23 G25 N7 Q7 Y7 AA7 AG7 Table 19. Pin Name Abbreviations (Continued) Abbreviation KEY KEY KEY KEY KEY NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC Full Name Pin AG9 AG15 AG17 AG27 AG29 F8 F30 G11 G13 G19 G21 G27 G29 G31 H6 H8 H10 H28 H30 H32 J5 J31 K8 K30 L31 N31 Q31 S31 U31 W7 W31 Y5 Y31 AA5 54 Pin Descriptions Chapter 10 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Table 19. Pin Name Abbreviations (Continued) Abbreviation NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC Full Name Pin AA31 AC7 AC31 AD8 AD30 AE7 AE31 AF6 AF8 AF10 AF28 AF30 AF32 AG5 AG19 AG21 AG23 AG25 AG31 AH8 AH30 AJ7 AJ9 AJ11 AJ15 AJ17 AJ19 AJ27 AK8 AL7 AL9 AL11 AL25 AL27 Table 19. Pin Name Abbreviations (Continued) Abbreviation NC NC NC NC NC NC NMI PICCLK PICD#0 PICD#1 PLBYP# PLBYC PLBYC# PLMN1 PLMN2 PLTST# PRCRDY PICD[0]# PICD[1]# PLLBYPASS# PLLBYPASSCLK PLLBYPASSCLK# PLLMON1 PLLMON2 PLLTEST# PROCREADY PWROK RESET# RCLK RCLK# SAI#0 SAI#1 SAI#2 SAI#3 SAI#4 SAI#5 SAI#6 SAI#7 SAI#8 SAI#9 SAI#10 SAI#11 SAI#12 RSTCLK RSTCLK# SADDIN[0]# SADDIN[1]# SADDIN[2]# SADDIN[3]# SADDIN[4]# SADDIN[5]# SADDIN[6]# SADDIN[7]# SADDIN[8]# SADDIN[9]# SADDIN[10]# SADDIN[11]# SADDIN[12]# Full Name Pin AM8 AN7 AN9 AN11 AN25 AN27 AN3 N1 N3 N5 AJ25 AN15 AL15 AN13 AL13 AC3 AN23 AE3 AG3 AN19 AL19 AJ29 AL29 AG33 AJ37 AL35 AE33 AJ35 AG37 AL33 AN37 AL37 AG35 AN29 Chapter 10 Pin Descriptions 55 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Table 19. Pin Name Abbreviations (Continued) Abbreviation SAI#13 SAI#14 SAIC# SAO#0 SAO#1 SAO#2 SAO#3 SAO#4 SAO#5 SAO#6 SAO#7 SAO#8 SAO#9 SAO#10 SAO#11 SAO#12 SAO#13 SAO#14 SAOC# SCNCK1 SCNCK2 SCNINV SCNSN SCK#0 SCK#1 SCK#2 SCK#3 SCK#4 SCK#5 SCK#6 SCK#7 SD#0 SD#1 SD#2 Full Name SADDIN[13]# SADDIN[14]# SADDINCLK# SADDOUT[0]# SADDOUT[1]# SADDOUT[2]# SADDOUT[3]# SADDOUT[4]# SADDOUT[5]# SADDOUT[6]# SADDOUT[7]# SADDOUT[8]# SADDOUT[9]# SADDOUT[10]# SADDOUT[11]# SADDOUT[12]# SADDOUT[13]# SADDOUT[14]# SADDOUTCLK# SCANCLK1 SCANCLK2 SCANINTEVAL SCANSHIFTEN SCHECK[0]# SCHECK[1]# SCHECK[2]# SCHECK[3]# SCHECK[4]# SCHECK[5]# SCHECK[6]# SCHECK[7]# SDATA[0]# SDATA[1]# SDATA[2]# Pin AN35 AN31 AJ33 J1 J3 C7 A7 E5 A5 E7 C1 C5 C3 G1 E1 A3 G5 G3 E3 S1 S5 S3 Q5 U37 Y33 L35 E33 E25 A31 C13 A19 AA35 W37 W35 Table 19. Pin Name Abbreviations (Continued) Abbreviation SD#3 SD#4 SD#5 SD#6 SD#7 SD#8 SD#9 SD#10 SD#11 SD#12 SD#13 SD#14 SD#15 SD#16 SD#17 SD#18 SD#19 SD#20 SD#21 SD#22 SD#23 SD#24 SD#25 SD#26 SD#27 SD#28 SD#29 SD#30 SD#31 SD#32 SD#33 SD#34 SD#35 SD#36 Full Name SDATA[3]# SDATA[4]# SDATA[5]# SDATA[6]# SDATA[7]# SDATA[8]# SDATA[9]# SDATA[10]# SDATA[11]# SDATA[12]# SDATA[13]# SDATA[14]# SDATA[15]# SDATA[16]# SDATA[17]# SDATA[18]# SDATA[19]# SDATA[20]# SDATA[21]# SDATA[22]# SDATA[23]# SDATA[24]# SDATA[25]# SDATA[26]# SDATA[27]# SDATA[28]# SDATA[29]# SDATA[30]# SDATA[31]# SDATA[32]# SDATA[33]# SDATA[34]# SDATA[35]# SDATA[36]# Pin Y35 U35 U33 S37 S33 AA33 AE37 AC33 AC37 Y37 AA37 AC35 S35 Q37 Q35 N37 J33 G33 G37 E37 G35 Q33 N33 L33 N35 L37 J37 A37 E35 E31 E29 A27 A25 E21 56 Pin Descriptions Chapter 10 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Table 19. Pin Name Abbreviations (Continued) Abbreviation SD#37 SD#38 SD#39 SD#40 SD#41 SD#42 SD#43 SD#44 SD#45 SD#46 SD#47 SD#48 SD#49 SD#50 SD#51 SD#52 SD#53 SD#54 SD#55 SD#56 SD#57 SD#58 SD#59 SD#60 SD#61 SD#62 SD#63 SDIC#0 SDIC#1 SDIC#2 SDIC#3 SDINV# SDOC#0 SDOC#1 Full Name SDATA[37]# SDATA[38]# SDATA[39]# SDATA[40]# SDATA[41]# SDATA[42]# SDATA[43]# SDATA[44]# SDATA[45]# SDATA[46]# SDATA[47]# SDATA[48]# SDATA[49]# SDATA[50]# SDATA[51]# SDATA[52]# SDATA[53]# SDATA[54]# SDATA[55]# SDATA[56]# SDATA[57]# SDATA[58]# SDATA[59]# SDATA[60]# SDATA[61]# SDATA[62]# SDATA[63]# SDATAINCLK[0]# SDATAINCLK[1]# SDATAINCLK[2]# SDATAINCLK[3]# SDATAINVALID# SDATAOUTCLK[0]# SDATAOUTCLK[1]# Pin C23 C27 A23 A35 C35 C33 C31 A29 C29 E23 C25 E17 E13 E11 C15 E9 A13 C9 A9 C21 A21 E19 C19 C17 A11 A17 A15 W33 J35 E27 E15 AN33 AE35 C37 Table 19. Pin Name Abbreviations (Continued) Abbreviation SDOC#2 SDOC#3 SDOV# SFILLV# STPC# Full Name SDATAOUTCLK[2]# SDATAOUTCLK[3]# SDATAOUTVALID# SFILLVALID# SMI# STPCLK# TCK TDI TDO THDA THDC THERMDA THERMDC TMS TRST# VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE Pin A33 C11 AL31 AJ31 AN5 AC1 Q1 U1 U5 S7 U7 Q3 U3 B4 B8 B12 B16 B20 B24 B28 B32 B36 D2 D4 D8 D12 D16 D20 D24 D28 D32 F12 F16 F20 Chapter 10 Pin Descriptions 57 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Table 19. Pin Name Abbreviations (Continued) Abbreviation VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC Full Name VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE Pin F24 F28 F32 F34 F36 H2 H4 H12 H16 H20 H24 K32 K34 K36 M2 M4 M6 M8 P30 P32 P34 P36 R2 R4 R6 R8 T30 T32 T34 T36 V2 V4 V6 V8 Table 19. Pin Name Abbreviations (Continued) Abbreviation VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC Full Name VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE Pin X30 X32 X34 X36 Z2 Z4 Z6 Z8 AB30 AB32 AB34 AB36 AD2 AD4 AD6 AF14 AF18 AF22 AF26 AF34 AF36 AH2 AH4 AH10 AH14 AH18 AH22 AH26 AK10 AK14 AK18 AK22 AK26 AK30 58 Pin Descriptions Chapter 10 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Table 19. Pin Name Abbreviations (Continued) Abbreviation VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC Full Name VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCC_CORE VCCA VID[0] VID[1] VID[2] VID[3] VID[4] VREF_S VREF_SYS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS Pin AK34 AK36 AJ5 AL5 AM2 AM10 AM14 AM18 AM22 AM26 AM22 AM26 AM30 AM34 AJ23 L1 L3 L5 L7 J7 W5 B2 B6 B10 B14 B18 B22 B26 B30 B34 D6 D10 D14 D18 Table 19. Pin Name Abbreviations (Continued) Abbreviation VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS Full Name Pin D22 D26 D30 D34 D36 F2 F4 F6 F10 F14 F18 F22 F26 H14 H18 H22 H26 H34 H36 K2 K4 K6 M30 M32 M34 M36 P2 P4 P6 P8 R30 R32 R34 R36 Chapter 10 Pin Descriptions 59 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Table 19. Pin Name Abbreviations (Continued) Abbreviation VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS Full Name T2 T4 T6 T8 V30 V32 V34 V36 X2 X4 X6 X8 Z30 Z32 Z34 Z36 AB2 AB8 AB4 AB6 AD32 AD34 AD36 AF2 AF4 AF12 AF16 AH12 AH16 AH20 AH24 AH28 AH32 AH34 Pin Table 19. Pin Name Abbreviations (Continued) Abbreviation VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS ZN ZP Full Name Pin AH36 AK2 AK4 AK12 AK16 AK20 AK24 AK28 AK32 AM4 AM6 AM12 AM16 AM20 AM24 AM28 AM32 AM36 AC5 AE5 60 Pin Descriptions Chapter 10 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 10.2 Pin List Table 20 on page 62 cross-references Socket A pin location to signal name. The “L” (Level) column shows the electrical specification for this pin. “P” indicates a push-pull mode driven by a single source. “O” indicates open-drain mode that allows devices to share the pin. Note: The AMD Athlon MP processor supports push-pull drivers. For more information, see “Push-Pull (PP) Drivers” on page 6. The “P” (Port) column indicates if this signal is an input (I), output (O), or bidirectional (B) signal. The “R” (Reference) column indicates if this signal should be referenced to VSS (G) or VCC_CORE (P) planes for the purpose of signal routing with respect to the current return paths. Chapter 10 Pin Descriptions 61 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Table 20. Cross-Reference by Pin Location Pin A1 A3 A5 A7 A9 A11 A13 A15 A17 A19 A21 A23 A25 A27 A29 A31 A33 A35 A37 B2 B4 B6 B8 B10 B12 B14 B16 B18 B20 B22 No Pin SADDOUT[12]# SADDOUT[5]# SADDOUT[3]# SDATA[55]# SDATA[61]# SDATA[53]# SDATA[63]# SDATA[62]# SCHECK[7]# SDATA[57]# SDATA[39]# SDATA[35]# SDATA[34]# SDATA[44]# SCHECK[5]# SDATAOUTCLK[2]# SDATA[40]# SDATA[30]# VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS page 74 page 74 Name Description page 74 L P P P P P P P P P P P P P P P P P P P O O O B B B B B B B B B B B B O B B R G G G P P G G G G G G P P G G P G P - Table 20. Cross-Reference by Pin Location Pin B24 B26 B28 B30 B32 B34 B36 C1 C3 C5 C7 C9 C11 C13 C15 C17 C19 C21 C23 C25 C27 C29 C31 C33 C35 C37 D2 D4 D6 D8 VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE SADDOUT[7]# SADDOUT[9]# SADDOUT[8]# SADDOUT[2]# SDATA[54]# SDATAOUTCLK[3]# SCHECK[6]# SDATA[51]# SDATA[60]# SDATA[59]# SDATA[56]# SDATA[37]# SDATA[47]# SDATA[38]# SDATA[45]# SDATA[43]# SDATA[42]# SDATA[41]# SDATAOUTCLK[1]# VCC_CORE VCC_CORE VSS VCC_CORE page 74 Name VCC_CORE Description L P P P P P P P P P P P P P P P P P P P P O O O O B O B B B B B B B B B B B B O R G G G G P G G P G G G P G G G G G G G - 62 Pin Descriptions Chapter 10 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Table 20. Cross-Reference by Pin Location (continued) Table 20. Cross-Reference by Pin Location Pin D10 D12 D14 D16 D18 D20 D22 D24 D26 D28 D30 D32 D34 D36 E1 E3 E5 E7 E9 E11 E13 E15 E17 E19 E21 E23 E25 E27 E29 E31 VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS VSS SADDOUT[11]# SADDOUTCLK# SADDOUT[4]# SADDOUT[6]# SDATA[52]# SDATA[50]# SDATA[49]# SDATAINCLK[3]# SDATA[48]# SDATA[58]# SDATA[36]# SDATA[46]# SCHECK[4]# SDATAINCLK[2]# SDATA[33]# SDATA[32]# page 74 Name Description L P P P P P P P P P P P P P P P P P O O O O B B B I B B B B B I B B R P G P G P P G G P G P P P G P P Pin E33 E35 E37 F2 F4 F6 F8 F10 F12 F14 F16 F18 F20 F22 F24 F26 F28 F30 F32 F34 F36 G1 G3 G5 G7 G9 G11 G13 G15 G17 Name SCHECK[3]# SDATA[31]# SDATA[22]# VSS VSS VSS NC Pin VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE NC Pin VCC_CORE VCC_CORE VCC_CORE SADDOUT[10]# SADDOUT[14]# SADDOUT[13]# Key Pin Key Pin NC Pin NC Pin Key Pin Key Pin page 73 page 73 page 74 page 74 page 73 page 73 page 74 page 74 Description page 74 L P P P P P P P B B B O O O R P P G P G G - Chapter 10 Pin Descriptions 63 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Table 20. Cross-Reference by Pin Location (continued) Table 20. Cross-Reference by Pin Location Pin G19 G21 G23 G25 G27 G29 G31 G33 G35 G37 H2 H4 H6 H8 H10 H12 H14 H16 H18 H20 H22 H24 H26 H28 H30 H32 H34 H36 J1 J3 Name NC Pin NC Pin Key Pin Key Pin NC Pin NC Pin NC Pin SDATA[20]# SDATA[23]# SDATA[21]# VCC_CORE VCC_CORE NC Pin NC Pin NC Pin VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS NC Pin NC Pin NC Pin VSS VSS SADDOUT[0]# SADDOUT[1]# page 74 page 74 page 74 page 74 page 74 page 74 page 74 page 74 Description page 74 page 74 page 73 page 73 page 74 page 74 page 74 L P P P P P P B B B O O R G G G Pin J5 J7 J31 J33 J35 J37 K2 K4 K6 K8 K30 K32 K34 K36 L1 L3 L5 L7 L31 L33 L35 L37 M2 M4 M6 M8 M30 M32 M34 M36 VID[4] NC Pin SDATA[19]# SDATAINCLK[1]# SDATA[29]# VSS VSS VSS NC Pin NC Pin VCC_CORE VCC_CORE VCC_CORE VID[0] VID[1] VID[2] VID[3] NC Pin SDATA[26]# SCHECK[2]# SDATA[28]# VCC_CORE VCC_CORE VCC_CORE VCC_CORE VSS VSS VSS VSS page 74 page 75 page 75 page 75 page 75 page 74 page 74 page 74 Name NC Pin Description page 74 page 75 page 74 L O P P P O O O O P P P P O B I B O O O O B B B R G P P P G P - 64 Pin Descriptions Chapter 10 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Table 20. Cross-Reference by Pin Location (continued) Table 20. Cross-Reference by Pin Location Pin N1 N3 N5 N7 N31 N33 N35 N37 P2 P4 P6 P8 P30 P32 P34 P36 Q1 Q3 Q5 Q7 Q31 Q33 Q35 Q37 R2 R4 R6 R8 R30 R32 Name PICCLK PICD#[0] PICD#[1] Key Pin NC Pin SDATA[25]# SDATA[27]# SDATA[18]# VSS VSS VSS VSS VCC_CORE VCC_CORE VCC_CORE VCC_CORE TCK TMS SCANSHIFTEN Key Pin NC Pin SDATA[24]# SDATA[17]# SDATA[16]# VCC_CORE VCC_CORE VCC_CORE VCC_CORE VSS VSS page 73 page 73 page 74 page 73 page 74 Description page 70 page 70 page 70 page 73 page 74 L O O O P P P P P P P P P P I B B B B B I I I B B B R P P G P G G Pin R34 R36 S1 S3 S5 S7 S31 S33 S35 S37 T2 T4 T6 T8 T30 T32 T34 T36 U1 U3 U5 U7 U31 U33 U35 U37 V2 V4 V6 V8 VSS VSS SCANCLK1 SCANINTEVAL SCANCLK2 THERMDA NC Pin SDATA[7]# SDATA[15]# SDATA[6]# VSS VSS VSS VSS VCC_CORE VCC_CORE VCC_CORE VCC_CORE TDI TRST# TDO THERMDC NC Pin SDATA[5]# SDATA[4]# SCHECK[0]# VCC_CORE VCC_CORE VCC_CORE VCC_CORE page 74 page 73 page 73 page 73 page 75 page 74 page 74 page 74 page 74 page 75 page 74 Name Description L P P P P P P P P P P P P P I I I B B B I I O B B B R G P G G G G - Chapter 10 Pin Descriptions 65 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Table 20. Cross-Reference by Pin Location (continued) Table 20. Cross-Reference by Pin Location Pin V30 V32 V34 V36 W1 W3 W5 W7 W31 W33 W35 W37 X2 X4 X6 X8 X30 X32 X34 X36 Y1 Y3 Y5 Y7 Y31 Y33 Y35 Y37 Z2 Z4 VSS VSS VSS VSS FID[0] FID[1] VREFSYS NC Pin NC Pin SDATAINCLK[0]# SDATA[2]# SDATA[1]# VSS VSS VSS VSS VCC_CORE VCC_CORE VCC_CORE VCC_CORE FID[2] FID[3] NC Pin Key Pin NC Pin SCHECK[1]# SDATA[3]# SDATA[12]# VCC_CORE VCC_CORE page 72 page 72 page 74 page 73 page 74 page 74 page 72 page 72 page 76 page 74 page 74 Name Description L O O P P P P O O P P P P O O I B B O O B B B R G G P P G P Pin Z6 Z8 Z30 Z32 Z34 Z36 AA1 AA3 AA5 AA7 AA31 AA33 AA35 AA37 AB2 AB4 AB6 AB8 AB30 AB32 AB34 AB36 AC1 AC3 AC5 AC7 AC31 AC33 AC35 AC37 Name VCC_CORE VCC_CORE VSS VSS VSS VSS DBRDY DBREQ# NC Key Pin NC Pin SDATA[8]# SDATA[0]# SDATA[13]# VSS VSS VSS VSS VCC_CORE VCC_CORE VCC_CORE VCC_CORE STPCLK# PLLTEST# ZN NC NC Pin SDATA[10]# SDATA[14]# SDATA[11]# page 74 page 75 page 74 page 76 page 73 page 74 page 71 page 71 Description L P P P P P P P P P P P P O I B B B I I B B B R P G G P G G 66 Pin Descriptions Chapter 10 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Table 20. Cross-Reference by Pin Location (continued) Table 20. Cross-Reference by Pin Location Pin AD2 AD4 AD6 AD8 AD30 AD32 AD34 AD36 AE1 AE3 AE5 AE7 AE31 AE33 AE35 AE37 AF2 AF4 AF6 AF8 AF10 AF12 AF14 AF16 AF18 AF20 AF22 AF24 AF26 AF28 Name VCC_CORE VCC_CORE VCC_CORE NC Pin NC Pin VSS VSS VSS A20M# PWROK ZP NC NC Pin SADDIN[5]# SDATAOUTCLK[0]# SDATA[9]# VSS VSS NC Pin NC Pin NC Pin VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE NC Pin page 74 page 74 page 74 page 74 page 74 page 76 page 74 page 74 Description L P P P P P P P I I I O B R G P G Pin AF30 AF32 AF34 AF36 AG1 AG3 AG5 AG7 AG9 AG11 AG13 AG15 AG17 AG19 AG21 AG23 AG25 AG27 AG29 AG31 AG33 AG35 AG37 AH2 AH4 AH6 AH8 AH10 AH12 AH14 Name NC Pin NC Pin VCC_CORE VCC_CORE FERR RESET# NC Pin Key Pin Key Pin COREFB COREFB# Key Pin Key Pin NC Pin NC Pin NC Pin NC Pin Key Pin Key Pin NC Pin SADDIN[2]# SADDIN[11]# SADDIN[7]# VCC_CORE VCC_CORE AMD Pin NC Pin VCC_CORE VSS VCC_CORE page 70 page 74 page 74 page 73 page 73 page 71 page 71 page 73 page 73 page 74 page 74 page 74 page 74 page 73 page 73 page 74 page 71 Description page 74 page 74 L P P P P P O I I I I R G G P - Chapter 10 Pin Descriptions 67 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Table 20. Cross-Reference by Pin Location (continued) Table 20. Cross-Reference by Pin Location Pin AH16 AH18 AH20 AH22 AH24 AH26 AH28 AH30 AH32 AH34 AH36 AJ1 AJ3 AJ5 AJ7 AJ9 AJ11 AJ13 AJ15 AJ17 AJ19 AJ21 AJ23 AJ25 AJ27 AJ29 AJ31 AJ33 AJ35 AJ37 VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS NC Pin VSS VSS VSS IGNNE# INIT# VCC_CORE NC Pin NC Pin NC Pin Analog NC Pin NC Pin NC Pin CLKFWDRST VCCA PLLBYPASS# NC Pin SADDIN[0]# SFILLVALID# SADDINCLK# SADDIN[6]# SADDIN[3]# page 74 page 74 page 74 page 70 page 74 page 74 page 74 page 70 page 75 page 74 page 74 page 74 page 73 page 73 page 74 Name Description L P P P P P P P P P P I I I I I I I I I R P G G P G Pin AK2 AK4 AK6 AK8 AK10 AK12 AK14 AK16 AK18 AK20 AK22 AK24 AK26 AK28 AK30 AK32 AK34 AK36 AL1 AL3 AL5 AL7 AL9 AL11 AL13 AL15 AL17 AL19 AL21 AL23 VSS VSS CPU_PRESENCE# NC Pin VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VCC_CORE INTR FLUSH# VCC_CORE NC Pin NC Pin NC Pin PLLMON2 PLLBYPASSCLK# CLKIN# RSTCLK# K7CLKOUT CONNECT page 74 page 74 page 74 page 74 page 74 page 71 page 71 page 73 page 71 page 73 page 73 page 71 page 74 Name Description L P P O P P P P P P I I O I I I O I R P P P 68 Pin Descriptions Chapter 10 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Table 20. Cross-Reference by Pin Location (continued) Table 20. Cross-Reference by Pin Location Pin AL25 AL27 AL29 AL31 AL33 AL35 AL37 AM2 AM4 AM6 AM8 AM10 AM12 AM14 AM16 AM18 AM20 AM22 AM24 AM26 AM28 AM30 AM32 AM34 AM36 AN1 AN3 AN5 AN7 AN9 Name NC Pin NC Pin SADDIN[1]# SDATAOUTVALID# SADDIN[8]# SADDIN[4]# SADDIN[10]# VCC_CORE VSS VSS NC Pin VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS VCC_CORE VSS No Pin NMI SMI# NC Pin NC Pin page 74 page 74 page 74 page 74 Description page 74 page 74 page 74 L P P P P P P P P I O I I I I I R P P G G Pin AN11 AN13 AN15 AN17 AN19 AN21 AN23 AN25 AN27 AN29 AN31 AN33 AN35 AN37 Name NC Pin PLLMON1 PLLBYPASSCLK CLKIN RSTCLK K7CLKOUT# PROCRDY NC Pin NC Pin SADDIN[12]# SADDIN[14]# SDATAINVALID# SADDIN[13]# SADDIN[9]# page 74 page 74 Description page 74 page 74 page 74 page 71 page 71 page 73 L O P P P P P P P P P P P B I I I O O I I I I I R P P P G G P G G Chapter 10 Pin Descriptions 69 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 10.3 A20M# Pin AMD Pin Detailed Pin Descriptions The information in this section pertains to Table 20 on page 62. A20M# is an input from the system used to simulate address wrap-around in the 20-bit 8086. AMD Socket A processors do not implement a pin at location AH6. All Socket A designs must have a top plate or cover that blocks this pin location. When the cover plate blocks this location, a non-AMD part (e.g., PGA370) does not fit into the socket. However, socket manufacturers are allowed to have a contact loaded in the AH6 position. Therefore, motherboard socket design should account for the possibility that a contact could be loaded in this position. See the AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902 for information about the system bus pins — PROCRDY, PWROK, RESET#, SADDIN[14:2]#, SADDINCLK#, SADDOUT[14:2]#, SADDOUTCLK#, S C H E C K [ 7 : 0 ] # , S DATA [ 6 3 : 0 ] # , S DATA I N C L K [ 3 : 0 ] # , SDATAINVALID#, SDATAOUTCLK[3:0]#, SDATAOUTVALID#, SFILLVALID#. Treat this pin as a NC. The Advanced Programmable Interrupt Controller (APIC) is a feature that provides a flexible and expandable means of delivering interrupts in a system using an AMD processor. The pins, PICD[1:0], are the bidirectional message-passing signals used for the APIC and are driven to the Southbridge, a dedicated I/O APIC, or another multiprocessing-enabled AMD Athlon MP processor model 10. The pin, PICCLK, must be driven with a valid clock input. Refer to “VCC_2.5V Generation Circuit” found in the section, “Motherboard Required Circuits,” of the A MD Athlon™ Processor Motherboard Design Guide , order# 24363 for the required supporting circuitry. For more information, see Table 15, “APIC Pin AC and DC Characteristics,” on page 40. AMD Athlon™ System Bus Pins Analog Pin APIC Pins, PICCLK, PICD[1:0]# C LKFWDRST Pin CLKFWDRST resets clock-forward circuitry for both the system and processor. 70 Pin Descriptions Chapter 10 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms CLKIN, RSTCLK (SYSCLK) Pins Connect CLKIN with RSTCLK and name it SYSCLK. Connect CLKIN# with RSTCLK# and name it SYSCLK#. Length match the clocks from the clock generator to the Northbridge and processor. See “SYSCLK and SYSCLK#” on page 75 for more information. CONNECT Pin COREFB and COREFB# Pins CPU_PRESENCE# Pin CONNECT is an input from the system used for power management and clock-forward initialization at reset. COREFB and COREFB# are outputs to the system that provide processor core voltage feedback to the system. CPU_PRESENCE# is connected to VSS on the processor package. If pulled-up on the motherboard, CPU_PRESENCE# may be used to detect the presence or absence of a processor in the Socket A-style socket. DBRDY and DBREQ# are routed to the debug connector. DBREQ# is tied to VCC_CORE with a pullup resistor. FERR is an output to the system that is asserted for any unmasked numerical exception independent of the NE bit in CR0. FERR is a push-pull active High signal that must be inverted and level shifted to an active Low signal. For more information about FERR and FERR#, see the “Required Circuits” chapter of the A MD Athlon™ Processor-Based Motherboard Design Guide, order# 24363. FID[3] (Y3), FID[2] (Y1), FID[1] (W3), and FID[0] (W1) are the 4-bit processor clock-to-SYSCLK ratio. Table 21 on page 72 describes the encodings of the clock multipliers on FID[3:0]. DBRDY and DBREQ# Pins FERR Pin FID[3:0] Pins Chapter 10 Pin Descriptions 71 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Table 21. FID[3:0] Clock Multiplier Encodings FID[3:0]2 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 Notes: Processor Clock to SYSCLK Frequency Ratio 11 11.5 12 ≥ 12.51 5 5.5 6 6.5 7 7.5 8 8.5 9 9.5 10 10.5 1. All ratios greater than or equal to 12.5x have the same FID[3:0] code of 0011b, which causes the SIP configuration for all ratios of 12.5x or greater to be the same. 2. BIOS initializes the CLK_Ctl MSR during the POST routine. This CLK_Ctl setting is used with all FID combinations and selects a Halt disconnect divisor and a Stop Grant disconnect divisor. For more information, refer to the AMD Athlon™ and AMD Duron™ Processors BIOS, Software, and Debug Developers Guide, order# 21656. The FID[3:0] signals are open-drain processor outputs that are pulled High on the motherboard and sampled by the chipset to determine the SIP (serial initialization packet) that is sent to the processor. The FID[3:0] signals are valid after PWROK is asserted. The FID[3:0]signals must not be sampled until they become valid. See the AMD Athlon™ and AMD Duron™ System Bus Specification , order# 21902 for more information about Serialization Initialization Packets and SIP protocol. The processor FID[3:0] outputs are open-drain and 2.5-V tolerant. To prevent damage to the processor, do not pull these signals High above 2.5 V. Do not expose these pins to a differential voltage greater than 1.60 V, relative to the processor core voltage. 72 Pin Descriptions Chapter 10 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Refer to “VCC_2.5V Generation Circuit” found in the section, “Motherboard Required Circuits,” of the A MD Athlon™ Processor Motherboard Design Guide , order# 24363 for the required supporting circuitry. See “Frequency Identification (FID[3:0])” on page 27 for the DC characteristics for FID[3:0]. FLUSH# Pin FLUSH# must be tied to VCC_CORE with a pullup resistor. If a debug connector is implemented, FLUSH# is routed to the debug connector. IGNNE# is an input from the system that tells the processor to ignore numeric errors. INIT# is an input from the system that resets the integer registers without affecting the floating-point registers or the internal caches. Execution starts at 0_FFFF_FFF0h. INTR is an input from the system that causes the processor to start an interrupt acknowledge transaction that fetches the 8-bit interrupt vector and starts execution at that location. TCK, TMS, TDI, TRST#, and TDO are the JTAG interface. Connect these pins directly to the motherboard debug connector. Pull TDI, TCK, TMS, and TRST# up to VCC_CORE with pullup resistors. K7CLKOUT and K7CLKOUT# are each run for two to three inches and then terminated with a resistor pair: 100 ohms to V CC_CORE a nd 100 ohms to VSS. The effective termination resistance and voltage are 50 ohms and VCC_CORE /2. These 16 locations are for processor type keying for forwards and backwards compatibility (G7, G9, G15, G17, G23, G25, N7, Q7, Y7, AA7, AG7, AG9, AG15, AG17, AG27, and AG29). Motherboard designers should treat key pins like NC (No Connect) pins. A socket designer has the option of creating a top mold piece that allows PGA key pins only where designated. However, sockets that populate all 16 key pins must be allowed, so the motherboard must always provide for pins at all key pin locations. See “NC Pins“ for more information. IGNNE# Pin INIT# Pin INTR Pin JTAG Pins K7CLKOUT and K7CLKOUT# Pins Key Pins Chapter 10 Pin Descriptions 73 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 NC Pins NMI Pin PGA Orientation Pins The motherboard should provide a plated hole for an NC pin. The pin hole should not be electrically connected to anything. The motherboard should provide a plated hole for an NC pin. The pin hole should not be electrically connected to anything. No pin is present at pin locations A1 and AN1. Motherboard designers should not allow for a PGA socket pin at these locations. For more information, see the AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363. PLL Bypass and Test Pins P L LT E S T # , P L L B Y PA S S # , P L L M O N 1 , P L L M O N 2 , PLLBYPASSCLK, and PLLBYPASSCLK# are the PLL bypass and test interface. This interface is tied disabled on the motherboard. All six pin signals are routed to the debug connector. All four processor inputs (PLLTEST#, PLLBYPASS#, PLLMON1, and PLLMON2) are tied to VCC_CORE with pullup resistors. The PWROK input to the processor must not be asserted until all voltage planes in the system are within specification and all system clocks are running within specification. For more information, Chapter 8, “Signal and Power-Up Requirements” on page 41. PWROK Pin SADDIN[1:0]# and SADDOUT[1:0]# Pins The AMD Athlon MP processor model 10 does not support SADDIN[1:0]# or SADDOUT[1:0]#. SADDIN[1]# is tied to VCC with pullup resistors, if this bit is not supported by the Northbridge (future models can support SADDIN[1]#). SADDOUT[1:0]# are tied to VCC with pullup resistors if these pins are supported by the Northbridge. For more information, see the AMD Athlon™ and AMD Duron™ System Bus Specification, order# 21902. SCANSHIFTEN, SCANCLK1, SCANINTEVAL, and SCANCLK2 are the scan interface. This interface is AMD internal and is tied disabled with pulldown resistors to ground on the motherboard. For systems that do not support ECC, SCHECK[7:0]# should be treated as NC pins. Scan Pins SCHECK[7:0]# Pins 74 Pin Descriptions Chapter 10 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms SMI# Pin STPCLK# Pin SYSCLK and SYSCLK# SMI# is an input that causes the processor to enter the system management mode. STPCLK# is an input that causes the processor to enter a lower power mode and issue a Stop Grant special cycle. S YSCLK and SYSCLK# are differential input clock signals provided to the PLL of the processor from a system-clock generator. See “CLKIN, RSTCLK (SYSCLK) Pins” on page 71 for more information. THERMDA and THERMDC Pins Thermal Diode anode and cathode pins are used to monitor the actual temperature of the processor die, providing more accurate temperature control to the system. See Table 13, “Thermal Diode Electrical Characteristics,” on page 38 for more information. VCCA Pin VCCA is the processor PLL supply. For information about the VCCA pin, see Table 5, “VCCA AC and DC Characteristics,” on page 35 and the A MD Athlon™ Processor-Based Motherboard Design Guide, order# 24363. To prevent damage to the processor, do not pull this signal High above 2.5 V. Do not expose this pin to a differential voltage greater than 1.60 V, relative to the processor core voltage. VID[4:0] Pins The VID[4:0] (Voltage Identification) outputs are used to dictate the V CC_CORE voltage level. The VID[4:0] pins are strapped to ground or left unconnected on the processor package. The VID[4:0] pins are pulled up on the motherboard and used by the VCC_CORE DC/DC converter. The VID codes and corresponding voltage levels are shown in Table 22, “VID[4:0] Code to Voltage Definition,” on page 76. Chapter 10 Pin Descriptions 75 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Table 22. VID[4:0] Code to Voltage Definition VID[4:0] 00000 00001 00010 00011 00100 00101 00111 01000 01001 01010 01011 01100 01101 01110 01111 VCC_CORE (V) 1.850 1.825 1.800 1.775 1.750 1.725 1.675 1.650 1.625 1.600 1.575 1.550 1.525 1.500 1.475 VID[4:0] 10000 10001 10010 10011 10100 10101 10111 11000 11001 11010 11011 11100 11101 11110 11111 VCC_CORE (V) 1.450 1.425 1.400 1.375 1.350 1.325 1.275 1.250 1.225 1.200 1.175 1.150 1.125 1.100 No CPU For more information, see the “Required Circuits” chapter of the AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363. VREFSYS Pin VREFSYS (W5) drives the threshold voltage for the system bus input receivers. The value of VREFSYS is system specific. In addition, to minimize VCC_CORE noise rejection from VREFSYS, include decoupling capacitors. For more information, see the AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363. ZN (AC5) and ZP (AE5) are the push-pull compensation circuit pins. In Push-Pull mode (selected by the SIP parameter SysPushPull asserted), ZN is tied to VCC_CORE with a resistor that has a resistance matching the impedance Z 0 o f the transmission line. ZP is tied to VSS with a resistor that has a resistance matching the impedance Z0 of the transmission line. ZN and ZP Pins 76 Pin Descriptions Chapter 10 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 11 Ordering Information Standard AMD Athlon™ MP Processor Model 10 Products AMD standard products are available in several operating ranges. The Ordering Part Numbers (OPN) are formed by a combination of the elements, as shown in Figure 16. OPN AMS N 2800 D U T 4 C Advanced Front-Side Bus: C = 266 Size of L2 Cache: 4 = 512 Kbytes Die Temperature: T = 90°C Operating Voltage: U = 1.60 V Package Type: D = OPGA Model Number: 2600 operates at 2000 MHz, 2800 operates at 2133 MHz Maximum Power: N = 60 Watt Processor in Multiprocessor Platform Architecture Segment: AMS = AMD Athlon™ MP Processor Model 10 with QuantiSpeed™ Architecture for Multiprocessor Platforms Note: Spaces are added to the number shown above for viewing clarity only. Figure 16. OPN Example for the AMD Athlon™ MP Processor Model 10 Chapter 11 Ordering Information 77 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 78 Ordering Information Chapter 11 Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Appendix A Thermal Diode Calculations This section contains information about the calculations for the on-die thermal diode of the AMD Athlon™ MP processor model 10. For electrical information about this thermal diode, see Table 13, “Thermal Diode Electrical Characteristics,” on page 38. Ideal Diode Equation The ideal diode equation uses the variables and constants defined in Table 23. Table 23. Constants and Variables for the Ideal Diode Equation Equation Symbol nf, lumped k q T VBE IC IS Variable, Constant Description Lumped ideality factor Boltzmann constant Electron charge constant Diode temperature (Kelvin) Voltage from base to emitter Collector current Saturation current Appendix A - Thermal Diode Calculations 79 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Equation (1) shows the ideal diode calculation. k IC V BE = n f, lumped ⋅ -- ⋅ T ⋅ ln  ---  I S q (1) Sourcing two currents and using Equation (1) derives the difference in the base-to-emitter voltage that leads to finding the diode temperature as shown in Equation (2). The use of dual sourcing currents allows the measurement of the thermal diode temperature to be more accurate and less susceptible to die and process revisions. Temperature sensors that utilize series resistance cancellation can use more than two sourcing currents and are suitable to be used with the AMD thermal diode. Equation (2) is the formula for calculating the temperature of a thermal diode. T= V BE, high – V BE, low -------------------------------------------------------------k I high n f, lumped ⋅ -- ⋅ ln  -------   I low  q (2) Temperature Offset Correction A temperature offset may be required to correct the value measured by a temperature sensor. An offset is necessary if a difference exists between the lumped ideality factor of the processor and the ideality factor assumed by the temperature sensor. The lumped ideality factor can be calculated using the equations in this section to find the temperature offset that should be used with the temperature sensor. Table 24 shows the constants and variables used to calculate the temperature offset correction. Table 24. Constants and Variables Used in Temperature Offset Equations Equation Symbol nf, actual nf, lumped nf, TS Ihigh Ilow Variable, Constant Description Actual ideality factor Lumped ideality factor Ideality factor assumed by temperature sensor High sourcing current Low sourcing current 80 Appendix A - Thermal Diode Calculations Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Table 24. Constants and Variables Used in Temperature Offset Equations Equation Symbol Tdie, spec Toffset Variable, Constant Description Die temperature specification Temperature offset The formulas in Equation (3) and Equation (4) can be used to calculate the temperature offset for temperature sensors that do not employ series resistance cancellation. The result is added to the value measured by the temperature sensor. Contact the vendor of the temperature sensor being used for the value of nf,TS. Refer to the document, On-Die Thermal Diode Characterization, order# 25443, for further details. Equation (3) shows the equation for calculating the lumped ideality factor (nf, lumped) in sensors that do not employ series resistance cancellation. R T ⋅ ( I high – I low ) n f, lumped = n f, actual + --------------------------------------------------------------------k  I high -- ( T die, spec + 273.15 ) ⋅ ln ------ I low  q (3) Equation (4) shows the equation for calculating temperature offset (Toffset) in sensors that do not employ series resistance cancellation. n f, lumped T o f f s e t = ( T die, spec + 273.15 ) ⋅  1 – --------------   n f, TS  (4) Equation (5) is the temperature offset for temperature sensors that utilize series resistance cancellation. Add the result to the value measured by the temperature sensor. Note that the value of n f,TS i n Equation (5) may not equal the value used in Equation (4). n f, actual T o f f s e t = ( T die, spec + 273.15 ) ⋅  1 – --------------   n f, TS  (5) Appendix A - Thermal Diode Calculations 81 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 82 Appendix A - Thermal Diode Calculations Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Appendix B Conventions and Abbreviations This section contains information about the conventions and abbreviations used in this document. Signals and Bits ■ ■ ■ ■ ■ Active-Low Signals—Signal names containing a pound sign, such as SFILL#, indicate active-Low signals. They are asserted in their Low-voltage state and negated in their High-voltage state. When used in this context, High and Low are written with an initial upper case letter. Signal Ranges—In a range of signals, the highest and lowest signal numbers are contained in brackets and separated by a colon (for example, D[63:0]). Reserved Bits and Signals—Signals or bus bits marked reserved must be driven inactive or left unconnected, as indicated in the signal descriptions. These bits and signals are reserved by AMD for future implementations. When software reads registers with reserved bits, the reserved bits must be masked. When software writes such registers, it must first read the register and change only the non-reserved bits before writing back to the register. Three-State—In timing diagrams, signal ranges that are high impedance are shown as a straight horizontal line half-way between the high and low levels. Invalid and Don’t-Care—In timing diagrams, signal ranges that are invalid or don't-care are filled with a screen pattern. 83 Appendix B - Conventions and Abbreviations Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Data Terminology The following list defines data terminology: ■ ■ ■ ■ ■ ■ ■ Quantities • A word is two bytes (16 bits) • A doubleword is four bytes (32 bits) • A quadword is eight bytes (64 bits) Addressing—Memory is addressed as a series of bytes on eight-byte (64-bit) boundaries in which each byte can be separately enabled. Abbreviations—The following notation is used for bits and bytes: • Kilo (K, as in 4-Kbyte page) • Mega (M, as in 4 Mbits/sec) • Giga (G, as in 4 Gbytes of memory space) See Table 25 on page 85 for more abbreviations. Little-endian Convention—The byte with the address xx...xx00 is in the least-significant byte position (little end). In byte diagrams, bit positions are numbered from right to left—the little end is on the right and the big end is on the left. Data structure diagrams in memory show low addresses at the bottom and high addresses at the top. When data items are aligned, bit notation on a 64-bit data bus maps directly to bit notation in 64-bit-wide memory. Because byte addresses increase from right to left, strings appear in reverse order when illustrated. Bit Ranges—In text, bit ranges are shown with a dash (for example, bits 9–1). When accompanied by a signal or bus name, the highest and lowest bit numbers are contained in brackets and separated by a colon (for example, AD[31:0]). Bit Values—Bits can either be set to 1 or cleared to 0. Hexadecimal and Binary Numbers—Unless the context makes interpretation clear, hexadecimal numbers are followed by an h and binary numbers are followed by a b. 84 Appendix B - Conventions and Abbreviations Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Abbreviations and Acronyms Table 25 contains the definitions of abbreviations used in this document. Table 25. Abbreviations Abbreviation A F G Gbit Gbyte GHz H h K Kbyte lbf M Mbit Mbyte MHz m ms mW µ µA µF µH µs µV n nA nF nH ns Ω Meaning ampere farad gigagigabit gigabyte gigahertz henry hexadecimal kilokilobyte foot-pound megamegabit megabyte megahertz millimillisecond milliwatt micromicroampere microfarad microhenry microsecond microvolt nanonanoampere nanofarad nanohenry nanosecond ohm Appendix B - Conventions and Abbreviations 85 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Table 25. Abbreviations (Continued) Abbreviation p pA pF pH ps s V W Meaning picopicoampere picofarad picohenry picosecond second volt watt Table 26 contains the definitions of commonly-used acronyms . Table 26. Acronyms Abbreviation ACPI AGP APCI API APIC BAR BGA BIOS BIST BIU CAD CCGA CLGA CMOS CPGA CPU DDR DIMM DMA DRAM Meaning Advanced Configuration and Power Interface Accelerated Graphics Port AGP Peripheral Component Interconnect Application Programming Interface Advanced Programmable Interrupt Controller basic address register ball grid array basic input/output system built-in self-test bus interface unit computer-aided design ceramic column grid array ceramic line grid array complementary metal-oxide semiconductor ceramic pin grid array central processing unit—replace with “the processor” double-data rate dual inline memory module direct memory access direct random access memory 86 Appendix B - Conventions and Abbreviations Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Table 26. Acronyms (Continued) Abbreviation DSP DTR DUT ECC EEPROM EIDE EISA EOI EPROM FID FIFO FON FPU FSB GART HSTL IC IDE IPC IRQ ISA ISDN ISO ISR JEDEC JTAG LAN LPT LRU LSB MOESI MOSFET MSB Meaning digital signal processing desktop replacement device under test error correction code electronically erasable programmable read-only memory Enhanced Integrated Device Electronics Extended Industry Standard Architecture end of interrupt enhanced programmable read-only memory frequency identifier first in, first out full on floating-point unit front-side bus graphics address remapping table high-speed transistor logic integrated circuit Integrated Drive (Device) Electronics instructions per cycle interrupt request Industry Standard Architecture Integrated Services Digital Network International Organization for Standardization interrupt service routine and in–service register Joint Electron Device Engineering Council Joint Test Action Group local area network local printer terminal least-recently used least-significant bit A cache–state characteristic: exclusive modified, owner, exclusive, shared, invalid metal-oxide semiconductor field-effect transistor most significant bit Appendix B - Conventions and Abbreviations 87 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Table 26. Acronyms (Continued) Abbreviation MSR MTRR MUX NMI NOP OBGA OCW OD OPGA PA PBGA PCB PCI PDE PDT PGA PIB PIC PLL PM PMSM PNP (or PnP) POS POST PPA PQ PRA PSQ RAM RAS RDMSR RID RIH ROM Meaning model-specific register memory type and range registers multiplexer non-maskable interrupt no operation organic ball grid array operation command word open-drain organic pin grid array physical address plastic ball grid array printed circuit board peripheral component interconnect page directory entry page directory table pin grid array processor internal buffer programmable interrupt command phase locked loop power management Power Management State Machine Plug 'n Play or Plug and Play power-on suspend power-on self-test physical page address probe queue probe response alert probe system data and control queue random access memory remote access storage read MSR read if dirty read if hit read only memory 88 Appendix B - Conventions and Abbreviations Preliminary Information 26426C—October 2003 AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms Table 26. Acronyms (Continued) Abbreviation RSD RTC RXA SBA SCI SCSI SDI SDRAM SIMD SIP SMbus SMC SMI SMM SOFF SPD SPSC SRAM SROM STP TCP/IP TDP TLB TOM TTL USB VAS VGA VPA VRM USB WB WBT WC Meaning reference system design real-time clock read acknowledge queue sideband address system controller interrupt small computer system interface system DRAM interface synchronous direct random access memory single instruction multiple data serial initialization packet system management bus SDRAM memory controller system management interrupt system management mode soft off serial presence detect system power state controller static random access memory serial read only memory shielded twisted pair Transmission Control Protocol/Internet Protocol thermal dissipating power translation lookaside buffer top of memory Transistor Transistor Logic universal serial bus virtual address space Video Graphics Adapter virtual page address voltage regulator module universal serial bus writeback write buffer tag write combining Appendix B - Conventions and Abbreviations 89 Preliminary Information AMD Athlon™ MP Processor Model 10 Data Sheet for Multiprocessor Platforms 26426C—October 2003 Table 26. Acronyms (Continued) Abbreviation WDB WP WRMSR WT XOR ZDB Meaning write data buffer write protect write MSR writethrough exclusive OR Zero Delay Buffer Related Publications These documents provide helpful information about the AMD Athlon™ MP processor model 10, and can be found with o t h e r re l a t e d d o c u m e n t s a t t h e A M D We b s i t e , http://www.amd.com. ■ ■ ■ ■ ■ ■ AMD Athlon™ Processor x86 Code Optimization Guide, order# 22007 AMD Processor Recognition Application Note, order# 20734 Methodologies for Measuring Temperature on AMD Athlon™ and AMD Duron™ Processors, order# 24228 AMD Thermal, Mechanical, and Chassis Cooling Design Guide, order# 23794 Builders Guide for 2P Capable Servers and Workstations, order# 25823 System Considerations for Dual AMD Athlon™ XP Processors in Tower and 1U Form, order# 25325 Other Web sites of interest include the following: ■ ■ ■ JEDEC home page— www.jedec.org IEEE home page— www.computer.org AGP Forum—www.agpforum.or 90 Appendix B - Conventions and Abbreviations