BQ24133
BQ24133
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER
2020
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
www.ti.com
BQ24133 Stand-Alone 1- to 3- Cell 2.5A Synchronous Buck Battery Charger With
Integrated MOSFETs and Power Path Selector
1 Features
2 Applications
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
1.6-MHz Synchronous switched-mode charger
with 2.5-A integrated N-MOSFETs
Up to 92% efficiency
30-V Input rating with adjustable overvoltage
protection
– 4.5-V to 17-V Input operating voltage
Battery charge voltage
– 1-Cell, 2-cell, or 3-cell with 4.2 V/cell
High integration
– Automatic Power Path selector between
adapter and battery
– Dynamic power management
– Integrated 20-V switching MOSFETs
– Integrated bootstrap diode
– Internal digital soft start
Safety
– Thermal regulation loop throttles back current
to limit TJ = 120°C
– Thermal shutdown
– Battery thermistor sense hot/cold charge
suspend and battery detect
– Adjustable input overvoltage protection
– Cycle-by-cycle current limit
Accuracy
– ±0.5% Charge voltage regulation
– ±5% Charge current regulation
– ±6% Input current regulation
VAVCC (SLEEP), TJ =
0°C to 85°C
IBAT
BTST, SW, SRP, SRN, VAVCC > VUVLO, VAVCC >
Battery discharge current (sum of currents into VSRN, ISET < 40 mV, VBAT=12.6 V, Charge
AVCC, PVCC, ACP, ACN)
disabled
25
BTST, SW, SRP, SRN, VAVCC > VUVLO, VAVCC >
VSRN, ISET > 120 mV, VBAT=12.6 V, Charge
done
25
Adapter supply current (sum of current into
AVCC,ACP, ACN)
IAC
15
VAVCC > VUVLO, VAVCC > VSRN, ISET < 40 mV,
VBAT=12.6 V, Charge disabled
1.2
1.5
VAVCC > VUVLO, VAVCC > VSRN, ISET > 120 mV,
Charge enabled, no switching
2.5
5
VAVCC > VUVLO, VAVCC > VSRN, ISET > 120 mV,
Charge enabled, switching
15(2)
µA
mA
CHARGE VOLTAGE REGULATION
VBAT_REG
SRN regulation voltage
Charge voltage regulation accuracy
CELL to AGND, 1 cell, measured on SRN
4.2
V
CELL floating, 2 cells, measured on SRN
8.4
V
CELL to VREF, 3 cells, measured on SRN
12.6
V
TJ = 0°C to 85°C
–0.5%
0.5%
TJ = –40°C to 125°C
-0.7%
0.7%
0.12
0.5
CURRENT REGULATION – FAST CHARGE
VISET
ISET Voltage Range
RSENSE = 10 mΩ
KISET
Charge Current Set Factor (Amps of Charge
Current per Volt on ISET pin)
RSENSE = 10 mΩ
VSRP-SRN = 40 mV
Charge Current Regulation Accuracy
5
–5%
A/V
5%
VSRP-SRN = 20 mV
–8%
8%
VSRP-SRN = 5 mV
–25%
25%
VISET_CD
Charge Disable Threshold
ISET falling
VISET_CE
Charge Enable Threshold
ISET rising
IISET
Leakage Current into ISET
VISET = 2 V
40
V
50
100
mV
120
mV
100
nA
INPUT CURRENT REGULATION
Input DPM Current Set Factor (Amps of Input
Current per Volt on ACSET)
KDPM
Input DPM Current Regulation Accuracy
IACSET
Leakage Current into ACSET pin
RSENSE = 20 mΩ
2.5
A/V
VACP-ACN = 80 mV
–6%
6%
VACP-ACN = 40 mV
–10%
10%
VACP-ACN = 20 mV
–15%
15%
VACP-ACN = 5 mV
–20%
20%
VACSET = 2 V
100
nA
CURRENT REGULATION – PRECHARGE
KIPRECHG
Precharge current set factor
Precharge current regulation accuracy
8
10%(1)
Percentage of fast charge current
VSRP-SRN = 4 mV
–25%
25%
VSRP-SRN = 2 mV
–40%
40%
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
4.5 V ≤ V(PVCC, AVCC) ≤ 17 V, –40°C < TJ + 125°C, typical values are at TA = 25°C, with respect to AGND
(unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
CHARGE TERMINATION
KTERM
Termination current set factor
10%(1)
Percentage of fast charge current
Termination current regulation accuracy
VSRP-SRN = 4 mV
–25%
VSRP-SRN = 2 mV
–40%
tTERM_DEG
Deglitch time for termination (both edges)
tQUAL
Termination qualification time
VSRN > VRECH and ICHG < ITERM
IQUAL
Termination qualification current
Discharge current once termination is detected
25%
40%
100
ms
250
ms
2
mA
INPUT UNDERVOLTAGE LOCKOUT COMPARATOR (UVLO)
VUVLO
AC undervoltage rising threshold
Measure on AVCC
VUVLO_HYS
AC undervoltage hysteresis, falling
Measure on AVCC
3.4
3.6
3.8
300
V
mV
SLEEP COMPARATOR (REVERSE DISCHARGING PROTECTION)
VSLEEP
SLEEP mode threshold
VAVCC – VSRN falling
VSLEEP_HYS
SLEEP mode hysteresis
VAVCC – VSRN rising
50
200
90
150
mV
tSLEEP_FALL_CD
SLEEP deglitch to disable charge
VAVCC – VSRN falling
1
ms
tSLEEP_FALL_FETOFF
SLEEP deglitch to turn off input FETs
VAVCC – VSRN falling
5
ms
tSLEEP_FALL
Deglitch to enter SLEEP mode, disable VREF
and enter low quiescent mode
VAVCC – VSRN falling
100
ms
tSLEEP_PWRUP
Deglitch to exit SLEEP mode, and enable
VREF
VAVCC – VSRN rising
30
ms
mV
ACN-SRN COMPARATOR
VACN-SRN
Threshold to turn on BATFET
VACN-SRN falling
VACN-SRN_HYS
Hysteresis to turn off BATFET
VACN-SRN rising
150
220
100
300
mV
mV
tBATFETOFF_DEG
Deglitch to turn on BATFET
VACN-SRN falling
2
ms
tBATFETON_DEG
Deglitch to turn off BATFET
VACN-SRN rising
50
µs
BAT LOWV COMPARATOR
VLOWV
VLOWV_HYS
Precharge to fast charge transition
Fast charge to precharge hysteresis
CELL to AGND, 1 cell, measure on SRN
2.87
2.9
2.93
CELL floating, 2 cells, measure on SRN
5.74
5.8
5.86
CELL to VREF, 3 cells, measure on SRN
8.61
8.7
8.79
CELL to AGND, 1 cell, measure on SRN
200
CELL floating, 2 cells, measure on SRN
400
CELL to VREF, 3 cells, measure on SRN
600
V
mV
tpre2fas
VLOWV rising deglitch
Delay to start fast charge current
25
ms
tfast2pre
VLOWV falling deglitch
Delay to start precharge current
25
ms
RECHARGE COMPARATOR
VRECHG
Recharge Threshold, below regulation voltage
limit, VBAT_REG-VSRN
CELL to AGND, 1 cell, measure on SRN
70
100
130
CELL floating, 2 cells, measure on SRN
140
200
260
CELL to VREF, 3 cells, measure on SRN
210
300
390
mV
tRECH_RISE_DEG
VRECHG rising deglitch
SRN decreasing below VRECHG
10
ms
tRECH_FALL_DEG
VRECHG falling deglitch
SRN increasing above VRECHG
10
ms
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
9
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
4.5 V ≤ V(PVCC, AVCC) ≤ 17 V, –40°C < TJ + 125°C, typical values are at TA = 25°C, with respect to AGND
(unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
1.65
V
BAT OVERVOLTAGE COMPARATOR
VOV_RISE
Overvoltage rising threshold
As percentage of VBAT_REG
104%
VOV_FALL
Overvoltage falling threshold
As percentage of VSRN
102%
INPUT OVERVOLTAGE COMPARATOR (ACOV)
VACOV
AC Overvoltage Rising Threshold to turn off
ACFET
OVPSET rising
VACOV_HYS
AC overvoltage falling hysteresis
OVPSET falling
50
mV
tACOV_RISE_DEG
AC Overvoltage Rising Deglitch to turn off
ACFET and Disable Charge
OVPSET rising
1
µs
tACOV_FALL_DEG
AC Overvoltage Falling Deglitch to turn on
ACFET
OVPSET falling
30
ms
1.55
1.6
INPUT UNDERVOLTAGE COMPARATOR (ACUV)
VACUV
AC Undervoltage Falling Threshold to turn off
ACFET
OVPSET falling
VACUV_HYS
AC Undervoltage Rising Hysteresis
OVPSET rising
100
mV
tACOV_FALL_DEG
AC Undervoltage Falling Deglitch to turn off
ACFET and Disable Charge
OVPSET falling
1
µs
tACOV_RISE_DEG
AC Undervoltage Rising Deglitch to turn on
ACFET
OVPSET rising
30
ms
ISET > 120 mV, Charging
120
°C
0.45
0.5
0.55
V
THERMAL REGULATION
TJ_REG
Junction Temperature Regulation Accuracy
THERMAL SHUTDOWN COMPARATOR
TSHUT
Thermal shutdown rising temperature
Temperature rising
150
°C
TSHUT_HYS
Thermal shutdown hysteresis
Temperature falling
20
°C
tSHUT_RISE_DEG
Thermal shutdown rising deglitch
Temperature rising
100
µs
tSHUT_FALL_DEG
Thermal shutdown falling deglitch
Temperature falling
10
ms
THERMISTOR COMPARATOR
VLTF
Cold Temperature Threshold, TS pin Voltage
Rising Threshold
Charger suspends charge. As percentage to
VVREF
VLTF_HYS
Cold Temperature Hysteresis, TS pin Voltage
Falling
VHTF
72.5%
73.5%
74.5%
As percentage to VVREF
0.2%
0.4%
0.6%
Hot Temperature TS pin voltage rising
Threshold
As percentage to VVREF
46.6%
47.2%
48.8%
VTCO
Cut-off Temperature TS pin voltage falling
Threshold
As percentage to VVREF
44.2%
44.7%
45.2%
tTS_CHG_SUS
Deglitch time for Temperature Out of Range
Detection
VTS > VLTF, or VTS < VTCO, or
VTS < VHTF
tTS_CHG_RESUME
Deglitch time for Temperature in Valid Range
Detection
VTS < VLTF – VLTF_HYS or VTS >VTCO, or VTS >
VHTF
20
ms
400
ms
CHARGE OVERCURRENT COMPARATOR (CYCLE-BY-CYCLE)
VOCP_CHRG
Charge Overcurrent Rising Threshold, VSRP >
2.2 V
VOCP_MIN
Charge Overcurrent Limit Min, VSRP < 2.2 V
Measure VSRP-SRN
45
mV
VOCP_MAX
Charge Overcurrent Limit Max, VSRP > 2.2 V
Measure VSRP-SRN
75
mV
Current as percentage of fast charge current
160%
HSFET OVERCURRENT COMPARATOR (CYCLE-BY-CYCLE)
IOCP_HSFET
Current limit on HSFET
Measure on HSFET
6
Measure on V(SRP-SRN)
1
A
CHARGE UNDERCURRENT COMPARATOR (CYCLE-BY-CYCLE)
VUCP
10
Charge undercurrent falling threshold
Submit Document Feedback
5
9
mV
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
4.5 V ≤ V(PVCC, AVCC) ≤ 17 V, –40°C < TJ + 125°C, typical values are at TA = 25°C, with respect to AGND
(unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
BAT SHORT COMPARATOR
VBATSHT
Battery short falling threshold
Measure on SRN
2
VBATSHT_HYS
Battery short rising hysteresis
Measure on SRN
200
mV
V
tBATSHT_DEG
Deglitch on both edges
1
µs
VBATSHT
Charge Current during BATSHORT
10%(1)
Percentage of fast charge current
VREF REGULATOR
VVREF_REG
VREF regulator voltage
VAVCC > VUVLO, No load
IVREF_LIM
VREF current limit
VVREF = 0 V, VAVCC > VUVLO
3.267
35
VREGN_REG
REGN regulator voltage
VAVCC > 10 V, ISET > 120 mV
5.7
IREGN_LIM
REGN current limit
VREGN = 0 V, VAVCC > 10 v, ISET > 120 mV
40
tprechrg
Precharge Safety Timer
Precharge time before fault occurs
tfastchrg
Fast Charge Timer Range
Tchg=CTTC*KTTC
3.3
3.333
90
V
mA
REGN REGULATOR
6
6.3
V
120
mA
TTC INPUT
Fast Charge Timer Accuracy
KTTC
Timer Multiplier
VTTC_LOW
TTC Low Threshold
ITTC
TTC Source/Sink Current
VTTC_OSC_HI
TTC oscillator high threshold
VTTC_OSC_LO
TTC oscillator low threshold
1620
1800
1
–10%
1980
s
10
hr
10%
5.6
TTC falling
45
50
min/nF
0.4
V
55
µA
1.5
V
1
V
BATTERY SWITCH (BATFET) DRIVER
RDS_BAT_OFF
BATFET Turnoff Resistance
VAVCC > 5 V
100
Ω
RDS_BAT_ON
BATFET Turnon Resistance
VAVCC > 5 V
20
kΩ
VBATDRV_REG
BATFET Drive Voltage
VBATDRV_REG =VACN - VBATDRV when VAVCC > 5
V and BATFET is on
7
V
tBATFET_DEG
BATFET Power-up Delay to turn off BATFET
after adapter is detected
4.2
30
ms
60
µA
AC SWITCH (ACFET) DRIVER
IACFET
ACDRV Charge Pump Current Limit
VACDRV - VCMSRC = 5 V
VACDRV_REG
Gate Drive Voltage on ACFET
VACDRV - VCMSRC when VAVCC > VUVLO
RACDRV_LOAD
Maximum load between ACDRV and CMSRC
4.2
6
V
500
kΩ
AC/BAT SWITCH DRIVER TIMING
tDRV_DEAD
Dead Time when switching between ACFET
and BATFET
Driver Dead Time
10
µs
BATTERY DETECTION
tWAKE
Wake timer
Max time charge is enabled
IWAKE
Wake current
RSENSE = 10 mΩ
Max time discharge current is applied
500
50
125
ms
200
mA
tDISCHARGE
Discharge timer
1
s
IDISCHARGE
Discharge current
8
mA
IFAULT
Fault current after a time-out fault
2
mA
VWAKE
Wake threshold with respect to VREG To detect
Measure on SRN
battery absent during WAKE
100
mV/cell
VDISCH
Discharge Threshold to detect battery absent
during discharge
2.9
V/cell
Measure on SRN
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
11
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
4.5 V ≤ V(PVCC, AVCC) ≤ 17 V, –40°C < TJ + 125°C, typical values are at TA = 25°C, with respect to AGND
(unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
1360
1600
1840
kHz
INTERNAL PWM
fsw
PWM Switching Frequency
tSW_DEAD
Driver Dead
Time(2)
RDS_HI
High-Side MOSFET ON-Resistance
RDS_LO
Low-Side MOSFET ON-Resistance
VBTST_REFRESH
Bootstrap Refresh Comparator Threshold
Voltage
Dead time when switching between LSFET and
HSFET no load
30
VBTST – VSW = 4.5 V
80
150
mΩ
95
160
mΩ
VBTST – VSW when low-side refresh pulse is
requested, VAVCC = 4.5 V
3
VBTST – VSW when low-side refresh pulse is
requested, VAVCC > 6 V
4
ns
V
INTERNAL SOFT START (8 steps to regulation current ICHG)
SS_STEP
Soft start steps
TSS_STEP
Soft start step time
8
1.6
step
3
ms
CHARGER SECTION POWER-UP SEQUENCING
tCE_DELAY
Delay from ISET above 120 mV to start
charging battery
1.5
s
0.85
V
INTEGRATED BTST DIODE
VF
Forward Bias Voltage
IF=120 mA at 25°C
VR
Reverse breakdown voltage
IR=2 µA at 25°C
20
V
V
LOGIC IO PIN CHARACTERISTICS
VOUT_LO
STAT Output Low Saturation Voltage
Sink Current = 5 mA
0.5
VCELL_LO
CELL pin input low threshold, 1 cell
CELL pin voltage falling edge
0.5
V
VCELL_MID
CELL pin input mid threshold, 2 cells
CELL pin voltage rising for MIN, falling for MAX
0.8
1.8
V
VCELL_HI
CELL pin input high threshold, 3 cells
CELL pin voltage rising edge
2.5
(1)
(2)
12
V
The minimum current is 120 mA on 10 mΩ sense resistor.
Specified by design.
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
8.6 Typical Characteristics
Table 8-1. Table of Graphs (1)
FIGURE
(1)
DESCRIPTION
Figure 8-1
AVCC, VREF, ACDRV and STAT Power Up (ISET=0)
Figure 8-2
Charge Enable by ISET
Figure 8-3
Current Soft Start
Figure 8-4
Charge Disable by ISET
Figure 8-5
Continuous Conduction Mode Switching
Figure 8-6
Discontinuous Conduction Mode Switching
Figure 8-7
BATFET to ACFET Transition during Power Up
Figure 8-8
System Load Transient (Input Current DPM)
Figure 8-9
Battery Insertion and Removal
Figure 8-10
Battery to Ground Short Protection
Figure 8-11
Battery to Ground Short Transition
Figure 8-12
Efficiency vs Output Current (VOUT = 3.8 V)
Figure 10-4
Efficiency vs Output Current (2-3 cell)
All waveforms and data are measured on HPA715 EVM.
ISET
500mV/div
AVCC
10V/div
REGN
5V/div
VREF
2V/div
STAT
10V/div
ACDRV
5V/div
IL
1A/div
STAT
10V/div
20 ms/div
400 ms/div
Figure 8-1. Power Up (ISET = 0)
Figure 8-2. Charge Enable by ISET
ISET
500mV/div
PH
5V/div
PH
5V/div
IL
2A/div
IOUT
0.5A/div
4 ms/div
2 ms/div
Figure 8-3. Current Soft Start
Figure 8-4. Charge Disable by ISET
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
13
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
PH
5V/div
PH
5V/div
IL
1A/div
IL
1A/div
200 ns/div
200 ns/div
Figure 8-5. Continuous Conduction Mode
Switching
Figure 8-6. Discontinuous Conduction Mode
Switching
AVCC
10V/div
ACDRV
10V/div
IIN
1A/div
ISYS
2A/div
VSYS
10V/div
IOUT
1A/div
BATDRV
10V/div
10 ms/div
200 ms/div
Figure 8-7. BATFET to ACFET Transition During
Power Up
Figure 8-8. System Load Transient (Input current
DPM)
SRN
5V/div
SRN
5V/div
PH
10V/div
PH
10V/div
IL
1A/div
IL
1A/div
2 ms/div
400 ms/div
Figure 8-9. Battery Insertion and Removal
14
Figure 8-10. Battery to Ground Short Protection
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
95
VOUT = 3.8 V
AVCC = 5 V
90
Efficiency - %
SRN
5V/div
PH
10V/div
AVCC = 9 V
85
80
IL
1A/div
75
4 ms/div
Figure 8-11. Battery to Ground Short Transition
70
0
0.5
1
1.5
2
2.5
IOUT - Output Current - A
Figure 8-12. Efficiency vs Output Current
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
15
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
9 Detailed Description
9.1 Overview
The BQ24133 device is a stand-alone switched-mode battery charger for Li-ion and Li-Polymer batteries with
power path management and integrated N-channel power MOSFETs. This fixed-frequency synchronous PWM
charger offers high accuracy regulation of input current charge current and battery regulation voltage.
9.2 Functional Block Diagram
CMSRC+6V
SLEEP
BQ24133
ACN-SRN
VACN
UVLO
3.6V
ACOV
UVLO
AVCC
ACDRV
CHARGE PUMP
VSRN+100mV
SYSTEM
POWER
SELECTOR
CONTROL
8 ACDRV
7 CMSRC
ACN
ACUV
4
19 BATDRV
VSRN+90mV
SLEEP
ACN-6V
1.35V
LOWV
VREF 12
VREF
LDO
2.05V
RCHRG
Thermal PAD
AVCC
CE
BAT_OVP
2.184V
REGN
LDO
20 REGN
21 BTST
EAI
FBO
SRN
2 PVCC
3 PVCC
CELL 14
1V
2.1V
LEVEL
SHIFTER
1 SW
IC TJ
20μA
120C
ACP
6
ACN
5
EAO
PWM
PWM
CONTROL
24 SW
REGN
20xIAC
22 PGND
20X
23 PGND
5mV
ACSET 17
CE
UCP
VSRP-VSRN
OCP
VSRP-VSRN
120mV
160%xVISET/20
ISET 13
Fast-Chrg IBAT_REG
Pre-Chrg
Selection
VSW+4.2V
REFRESH
VBTST
20μA
LOWV
EN_CHARGE
9 STAT
CE
SRP 16
20xICHG
RCHRG
Charge
Termination
20X
SRN 15
Discharge
10%xVISET
Discharge
IDISCHARGE
Termination
Qualification
IQUAL
OVPSET 18
ACOV
2V
Fault
IFAULT
TTC 11
Termination
Qualification
BAT_SHORT
STATE
MACHINE
VSRN
Fast Charge Timer
(TTC)
Precharge Timer
(30 mins)
SUSPEND
Timer Fault
TCO
ACUV
IC TJ
16
HTF
10 TS
ACOV
1.6V
0.5V
VREF
LTF
ACUV
TSHUT
TSHUT
Submit Document Feedback
SLEEP
UVLO
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
9.3 Feature Description
Figure 9-1 shows a typical charging profile.
Regulation Voltage
VRECH
I CHRG
Precharge
Current
Regulation
Phase
Fastcharge Current
Regulation Phase
Fastcharge Voltage
Regulation Phase
Termination
Charge
Current
Charge
Voltage
VLOWV
10% ICHRG
Precharge
Timer
Fast Charge Safety Timer
Figure 9-1. Typical Charging Profile
9.3.1 Battery Voltage Regulation
The BQ24133 offers a high accuracy voltage regulator on for the charging voltage. The BQ24133 uses CELL pin
to select number of cells with a fixed 4.2 V/cell. Connecting CELL to AGND sets 1-cell output, floating CELL pin
sets 2-cell output, and connecting to VREF sets 3-cell output.
Table 9-1. BQ24133 CELL Pin Settings
CELL PIN
VOLTAGE REGULATION
AGND
4.2 V
Floating
8.4 V
VREF
12.6 V
9.3.2 Battery Current Regulation
The ISET input sets the maximum charging current. Battery current is sensed by current sensing resistor RSR
connected between SRP and SRN. The equation for charge current is:
ICHARGE =
VISET
20 ´ RSR
(1)
The valid input voltage range of ISET is up to 0.5 V. With 10-mΩ sense resistor, the maximum output current is
2.5 A.
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
17
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
The charger is disabled when ISET pin voltage is below 40 mV and is enabled when the ISET pin voltage is
above 120 mV. For 10-mΩ current sensing resistor, the minimum fast charge current must be higher than 600
mA.
Under high ambient temperature, the charge current will fold back to keep IC temperature not exceeding 120°C.
9.3.3 Battery Precharge Current Regulation
On power up, if the battery voltage is below the VLOWV threshold, the BQ24133 applies the precharge current to
the battery. This precharge feature is intended to revive deeply discharged cells. If the VLOWV threshold is not
reached within 30 minutes of initiating precharge, the charger turns off and a fault is indicated on the status pin.
For BQ24133, the precharge current is set as 10% of the fast charge rate set by ISET voltage.
IPRECHARGE =
VISET
200 ´ RSR
(2)
9.3.4 Input Current Regulation
The total input current from an AC adapter or other DC sources is a function of the system supply current and
the battery charging current. System current normally fluctuated as portions of the systems are powered up or
down. Without Dynamic Power Management (DPM), the source must be able to supply the maximum system
current and the maximum available charger input current simultaneously. By using DPM, the input current
regulator reduces the charging current when the summation of system power and charge power exceeds the
maximum input power. Therefore, the current capability of the AC adapter can be lowered, reducing system cost.
Input current is set by the voltage on ACSET pin using the following equation:
IDPM =
VACSET
20 ´ R AC
(3)
The ACP and ACN pins are used to sense across RAC with default value of 20 mΩ. However, resistors of other
values can also be used. A larger sense resistor will give a larger sense voltage and higher regulation accuracy,
at the expense of higher conduction loss.
9.3.5 Charge Termination, Recharge, And Safety Timers
The charger monitors the charging current during the voltage regulation phase. Termination is detected when the
SRN voltage is higher than recharge threshold and the charge current is less than the termination current
threshold, as calculated below:
ITERM =
VISET
200 ´ RSR
(4)
where
•
•
VISET is the voltage on the ISET pin.
RSR is the sense resistor.
There is a 25-ms deglitch time during transition between fast charge and precharge.
As a safety backup, the charger also provides an internal fixed 30 minutes precharge safety timer and a
programmable fast charge timer. The fast charge time is programmed by the capacitor connected between the
TTC pin and AGND, and is given by the formula:
t TTC = CTTC ´ K TTC
(5)
where
•
18
CTTC is the capacitor connected to TTC.
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
BQ24133
www.ti.com
•
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
KTTC is the constant multiplier.
A new charge cycle is initiated when one of the following conditions occurs:
•
•
•
The battery voltage falls below the recharge threshold
A power-on-reset (POR) event occurs
ISET pin toggled below 40 mV (disable charge) and above 120 mV (enable charge)
Pull the TTC pin to AGND to disable both termination and fast charge safety timer (reset timer). Pull the TTC pin
to VREF to disable the safety timer, but allow charge termination.
9.3.6 Power Up
The charge uses a SLEEP comparator to determine the source of power on the AVCC pin because AVCC can
be supplied either from the battery or the adapter. With the adapter source present, if the AVCC voltage is
greater than the SRN voltage, the charger exits SLEEP mode. If all conditions are met for charging, the charger
then starts charge the battery (see Section 9.3.9). If SRN voltage is greater than AVCC, the charger enters low
quiescent current SLEEP mode to minimize current drain from the battery. During SLEEP mode, the VREF
output turns off and the STAT pin goes to high impedance.
If AVCC is below the UVLO threshold, the device is disabled.
9.3.7 Input Undervoltage Lockout (UVLO)
The system must have a minimum AVCC voltage to allow proper operation. This AVCC voltage could come from
either input adapter or battery because a conduction path exists from the battery to AVCC through the high-side
NMOS body diode. When AVCC is below the UVLO threshold, all circuits on the IC are disabled.
9.3.8 Input Overvoltage/Undervoltage Protection
ACOV provides protection to prevent system damage due to high input voltage. In BQ24133, once the voltage
on OVPSET is above the 1.6-V ACOV threshold or below the 0.5-V ACUV threshold, charge is disabled and
input MOSFETs turn off. The BQ24133 provides flexibility to set the input qualification threshold.
9.3.9 Enable and Disable Charging
The following conditions have to be valid before charging is enabled:
•
•
•
•
•
•
•
•
•
ISET pin above 120 mV.
Device is not in UVLO mode (that is, VAVCC > VUVLO).
Device is not in SLEEP mode (that is, VAVCC > VSRN).
OVPSET voltage is from 0.5 V to 1.6 V to qualify the adapter.
1.5-s delay is complete after initial power up.
REGN LDO and VREF LDO voltages are at correct levels.
Thermal Shut down (TSHUT) is not valid.
TS fault is not detected.
ACFET turns on (see Section 9.3.10 for details).
One of the following conditions stops ongoing charging:
•
•
•
•
•
•
•
•
•
ISET pin voltage is below 40 mV.
Device is in UVLO mode.
Adapter is removed, causing the device to enter SLEEP mode.
OVPSET voltage indicates the adapter is not valid.
REGN or VREF LDO voltage is overloaded.
TSHUT temperature threshold is reached.
TS voltage goes out of range, indicating the battery temperature is too hot or too cold.
ACFET turns off.
TTC timer expires or precharge timer expires.
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
19
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
9.3.10 System Power Selector
The IC automatically switches adapter or battery power to the system load. The battery is connected to the
system by default during power up or during SLEEP mode. When the adapter plugs in and the voltage is above
the battery voltage, the IC exits SLEEP mode. The battery is disconnected from the system and the adapter is
connected to the system after exiting SLEEP. An automatic break-before-make logic prevents shoot-through
currents when the selectors switch.
The ACDRV is used to drive a pair of back-to-back N-channel power MOSFETs between adapter and ACP with
sources connected together to CMSRC. The N-channel FET with the drain connected to the ACP (Q2, RBFET)
provides reverse battery discharge protection, and minimizes system power dissipation with its low-RDSON. The
other N-channel FET with drain connected to adapter input (Q1, ACFET) separates battery from adapter, and
provides a limited dI/dt when connecting the adapter to the system by controlling the FET turnon time. The /
BATDRV controls a P-channel power MOSFET (Q3, BATFET) placed between battery and system with drain
connected to battery.
Before the adapter is detected, the ACDRV is pulled to CMSRC to keep ACFET off, disconnecting the adapter
from system. /BATDRV stays at ACN - 6 V (clamp to ground) to connect battery to system if all the following
conditions are valid:
•
•
VAVCC > VUVLO (battery supplies AVCC)
VACN < VSRN + 200 mV
After the device comes out of SLEEP mode, the system begins to switch from battery to adapter. The AVCC
voltage has to be 300 mV above SRN to enable the transition. The break-before-make logic keeps both ACFET
and BATFET off for 10 µs before ACFET turns on. This prevents shoot-through current or any large discharging
current from going into the battery. The /BATDRV is pulled up to ACN and the ACDRV pin is set to CMSRC +
6 V by an internal charge pump to turn on N-channel ACFET, connecting the adapter to the system if all the
following conditions are valid:
•
•
VACUV < VOVPSET < VACOV
VAVCC > VSRN + 300 mV
When the adapter is removed, the IC turns off ACFET and enters SLEEP mode.
BATFET keeps off until the system drops close to SRN. The BATDRV pin is driven to ACN - 6V by an internal
regulator to turn on P-channel BATFET, connecting the battery to the system.
Asymmetrical gate drive provides fast turnoff and slow turnon of the ACFET and BATFET to help the breakbefore-make logic and to allow a soft-start at turnon of both MOSFETs. The delay time can be further increased,
by putting a capacitor from gate to source of the power MOSFETs.
9.3.11 Converter Operation
The BQ24133 employs a 1.6-MHz constant frequency step-down switching regulator. The fixed-frequency
oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage,
charge current, and temperature, simplifying output filter design and keeping it out of the audible noise region.
A type III compensation network allows using ceramic capacitors at the output of the converter. An internal sawtooth ramp is compared to the internal error control signal to vary the duty cycle of the converter. The ramp
height is proportional to the AVCC voltage to cancel out any loop gain variation due to a change in input voltage,
and simplifies the loop compensation. Internal gate drive logic allows achieving 97% duty cycle before pulse
skipping starts.
9.3.12 Automatic Internal Soft-Start Charger Current
The charger automatically soft-starts the charger regulation current every time the charger goes into fast charge
to ensure there is no overshoot or stress on the output capacitors or the power converter. The soft-start consists
of stepping up the charge regulation current into eight evenly divided steps up to the programmed charge
current. Each step lasts around 1.6 ms, for a typical rise time of 12.8 ms. No external components are needed
for this function.
20
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
9.3.13 Charge Overcurrent Protection
The charger monitors top side MOSFET current by high-side sense FET. When peak current exceeds MOSFET
limit, the charger turns off the top side MOSFET and keeps it off until the next cycle. The charger has a
secondary cycle-to-cycle overcurrent protection. The charger monitors the charge current, and prevents the
current from exceeding 160% of the programmed charge current. The high-side gate drive turns off when either
overcurrent condition is detected, and automatically resumes when the current falls below the overcurrent
threshold.
9.3.14 Charge Undercurrent Protection
After the recharge, if the SRP-SRN voltage decreases below 5 mV, then the low-side FET is turned off for the
rest of the switching cycle. During discontinuous conduction mode (DCM), the low-side FET turns on for a short
period of time when the boostrap capacitor voltage drops below 4 V to provide refresh charge for the capacitor.
This is important to prevent negative inductor current from causing any boost effect in which the input voltage
increases as power is transferred from the battery to the input capacitors. This can lead to an overvoltage on the
AVCC node and potentially cause damage to the system.
9.3.15 Battery Detection
For applications with removable battery packs, IC provides a battery absent detection scheme to reliably detect
insertion or removal of battery packs. The battery detection routine runs on power up, or if battery voltage falls
below recharge threshold voltage due to removing a battery or discharging a battery.
POR or RECHARGE
Apply 8mA discharge
current, start 1s timer
VSRN < VBATOWV
No
Yes
1s timer
expired
No
Yes
Battery Present,
Begin Charge
Disable 8mA
discharge current
Enable 125mA charge
current, start 0.5s timer
VSRN > VRECH
Yes
Disable 125mA
charge current
No
0.5s timer
expired
No
Yes
Battery Present,
Begin Charge
Battery Absent
Figure 9-2. Battery Detection Flow Chart
Once the device has powered up, an 8-mA discharge current is applied to the SRN terminal. If the battery
voltage falls below the LOWV threshold within 1 second, the discharge source is turned off, and the charger is
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
21
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
turned on at low charge current (125 mA). If the battery voltage gets up above the recharge threshold within 500
ms, there is no battery present and the cycle restarts. If either the 500 ms or 1 second timer times out before the
respective thresholds are hit, a battery is detected and a charge cycle is initiated.
Battery
Absent
Battery
Absent
VBAT_RE
VRECH
Battery
Present
VLOW
Figure 9-3. Battery Detect Timing Diagram
Ensure that the total output capacitance at the battery node is not so large that the discharge current source
cannot pull the voltage below the LOWV threshold during the 1 second discharge time. The maximum output
capacitances can be calculated according to the following equations:
CMAX =
IDISCH ´ tDISCH
(4.1 V - 2.9 V) ´ Number of cells
(6)
where
•
•
•
CMAX is the maximum output capacitance.
IDISCH is the discharge current.
tDISCH is the discharge time.
9.3.15.1 Example
For a 3-cell Li+ charger, IDISCH = 8 mA, tDISCH = 1 second.
CMAX =
8 mA ´ 1 sec
= 2.2 mF
1.2 V ´ 3
(7)
Based on these calculations, no more than 2200 µF should be allowed on the battery node for proper operation
of the battery detection circuit.
9.3.16 Battery Short Protection
When SRN pin voltage is lower than 2 V, it is considered as battery short condition during charging period. The
charger will shut down immediately for 1 ms, then soft start back to the charging current the same as precharge
current. This prevents high current may build in output inductor and cause inductor saturation when battery
terminal is shorted during charging. The converter works in nonsynchronous mode during battery short.
9.3.17 Battery Overvoltage Protection
The converter will not allow the high-side FET to turn on until the battery voltage goes below 102% of the
regulation voltage. This allows 1-cycle response to an overvoltage condition – such as occurs when the load is
removed or the battery is disconnected. A total 6 mA current sink from SRP/SRN to AGND allows discharging
the stored output inductor energy that is transferred to the output capacitors. If battery overvoltage condition
lasts for more than 30 ms, charge is disabled.
9.3.18 Temperature Qualification
The controller continuously monitors battery temperature by measuring the voltage between the TS pin and
AGND. A negative temperature coefficient thermistor (NTC) and an external voltage divider typically develop this
voltage. The controller compares this voltage against its internal thresholds to determine if charging is allowed.
22
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
To initiate a charge cycle, the battery temperature must be within the VLTF to VHTF thresholds. If battery
temperature is outside of this range, the controller suspends charge and waits until the battery temperature is
within the VLTF to VHTF range. During the charge cycle the battery temperature must be within the VLTF to VTCO
thresholds. If battery temperature is outside of this range, the controller suspends charge and waits until the
battery temperature is within the VLTF to VHTF range. The controller suspends charge by turning off the PWM
charge MOSFETs. Figure 9-4 summarizes the operation.
TEMPERATURE RANGE
TO INITIATE CHARGE
TEMPERATURE RANGE
DURING A CHARGE CYCLE
VREF
VREF
CHARGE SUSPENDED
CHARGE SUSPENDED
VLTF
VLTFH
VLTF
VLTFH
CHARGE at full C
CHARGE at full C
VHTF
VTCO
CHARGE SUSPENDED
CHARGE SUSPENDED
AGND
AGND
Figure 9-4. TS Pin, Thermistor Sense Thresholds
Assuming a 103AT NTC thermistor on the battery pack as shown in Figure 9-5, the values of RT1 and RT2 can
be determined by using Equation 8 and Equation 9:
(8)
(9)
Select 0°C to 45°C range for Li-ion or Li-polymer battery,
RTHCOLD = 27.28 kΩ
RTHHOT = 4.911 kΩ
RT1 = 5.23 kΩ
RT2 = 30.1 kΩ
After select closest standard resistor value, by calculating the thermistor resistance at temperature threshold, the
final temperature range can be gotten from thermistor data sheet temperature resistance table.
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
23
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
VREF
BQ24133
RT1
TS
RT2
RTH
103AT
Figure 9-5. TS Resistor Network
9.3.19 MOSFET Short Circuit and Inductor Short Circuit Protection
The IC has a short circuit protection feature. Its cycle-by-cycle current monitoring feature is achieved through
monitoring the voltage drop across Rdson of the MOSFETs. The charger will be latched off, but the ACFET keep
on to power the system. The only way to reset the charger from latch-off status is remove adapter then plug
adapter in again. Meanwhile, STAT is blinking to report the fault condition.
9.3.20 Thermal Regulation and Shutdown Protection
The VQFN package has low thermal impedance, which provides good thermal conduction from the silicon to the
ambient, to keep junctions temperatures low. The internal thermal regulation loop will fold back the charge
current to keep the junction temperature from exceeding 120°C. As added level of protection, the charger
converter turns off and self-protects whenever the junction temperature exceeds the TSHUT threshold of 150°C.
The charger stays off until the junction temperature falls below 130°C.
9.3.21 Timer Fault Recovery
The IC provides a recovery method to deal with timer fault conditions. The following summarizes this method:
Condition 1: The battery voltage is above the recharge threshold and a time-out fault occurs.
Recovery Method: The timer fault will clear when the battery voltage falls below the recharge threshold, and
battery detection will begin. A POR or taking ISET below 40 mV will also clear the fault.
Condition 2: The battery voltage is below the recharge threshold and a time-out fault occurs.
Recovery Method: Under this scenario, the IC applies the fault current to the battery. This small current is used
to detect a battery removal condition and remains on as long as the battery voltage stays below the recharge
threshold. If the battery voltage goes above the recharge threshold, the IC disabled the fault current and
executes the recovery method described in Condition 1. A POR or taking ISET below 40 mV will also clear the
fault.
9.3.22 Charge Status Outputs
The open-drain STAT outputs indicate various charger operations as listed in Table 9-2. These status pins can
be used to drive LEDs or communicate with the host processor. OFF indicates that the open-drain transistor is
turned off.
Table 9-2. STAT Pin Definition
CHARGE STATE
Charge in progress (including recharging)
ON
Charge complete, Sleep mode, Charge disabled
OFF
Charge suspend, Input overvoltage, Battery overvoltage, timer fault, , battery absent
24
STAT
Submit Document Feedback
BLINK
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
www.ti.com
BQ24133
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
9.4 Device Functional Modes
The BQ24133 is a stand-alone switched-mode charger with power path selector. The device can operate from
either a qualified adapter or supply system power from the battery. Dynamic Power Management (DPM) mode
allows for a smaller adapter to be used effectively in systems with more dynamic system loads.
The BQ24133 device provides power path selector gate driver ACDRV/CMSRC on input NMOS pair ACFET
(Q1) and RBFET (Q2), and BATDRV on a battery PMOS device (Q3). When the qualified adapter is present, the
system is directly connected to the adapter. Otherwise, the system is connected to the battery. In addition, the
power path prevents battery from boosting back to the input.
The BQ24133 features DPM to reduce the charge current when the input power limit is reached to avoid
overloading the adapter. A highly accurate current-sense amplifier enables precise measurement of input current
from adapter to monitor overall system power.
The total input current from an AC adapter or other DC sources is a function of the system supply current and
the battery charging current. System current normally fluctuated as portions of the systems are powered up or
down. Without DPM, the source must be able to supply the maximum system current and the maximum
available charger input current simultaneously. By using DPM, the input current regulator reduces the charging
current when the summation of system power and charge power exceeds the maximum input power. Therefore,
the current capability of the AC adapter can be lowered, thus reducing system cost.
Although the BQ24133 is a stand-alone charger, external control circuitry can effectively be used to change pin
settings such as ISET, ACSET, and enable Battery Learn mode to accommodated for dynamic charging
conditions.
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
25
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
10 Application and Implementation
Note
Information in the following applications sections is not part of the TI component specification, and TI
does not warrant its accuracy or completeness. TI’s customers are responsible for determining
suitability of components for their purposes. Customers should validate and test their design
implementation to confirm system functionality.
10.1 Application Information
A typical application consists of a BQ24133 with power path management and from 1- to 3-cell series Li-ion or
Li-polymer battery in a wide variety of cost sensitive portable applications with charge current requirements up to
2.5 A. The BQ24133 provides a fixed 4.2 V/cell (programmable through CELL pin) with high accuracy and low
leakage.
10.2 Typical Application
Q2
Q1
RAC: 20 m
System
12V Adapter
C12: 0.1 µ
R IN
2
C11: 0.1µ
C4: 10 µ
C IN
2.2 µ
R11
4.02 k
VBAT
R12
4.02 k
PVCC
CMSRC
BATDRV
L: 3.3 µH RSR:10m
VREF
R2
232 k
VREF
R1
10
BQ24133
R3
32.4 k
R5
32.4 k
BTST
ACSET
OVPSE T
RT
103AT
R9
30.1 k
SRP
TTC
R8
5.23 k
CELL
Float
THERMAL
STAT
VREF
SRN
TS
R10
1.5 k
C9, C10
10 µ 10 µ
PGND
C3: 0.1 µ
VREF
C8
0.1 µ
C6
1µ
C1
1µ
R6
1000 k
C7
0.1 µ
REGN
AVCC
R7
100 k
C5
0.047 µ
ISET
R4
100 k
VBAT
SW
VREF
D1
Q3
R14
1k
ACDRV
C2: 1 µ
D2
ACN
ACP
D3
PAD
12-V input, 2-cell battery 8.4 V, 2-A charge current, 0.2-A precharge/termination current, 2-A DPM current, 18-V input OVP, 0 – 45°C TS
Figure 10-1. Typical Application Schematic
26
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
10.2.1 Design Requirements
For this design example, use the parameters listed in Table 10-1 as the input parameters.
Table 10-1. Design Parameters
PARAMETER
EXAMPLE VALUE
Input Voltage Range
4.5 V - 17 V
Input DPM Current Limit
600 mA min
Battery Voltage
13.5 V max
Charge Current
2.5 A max
10.2.2 Detailed Design Procedure
10.2.2.1 Inductor Selection
The BQ24133 has a 1600-kHz switching frequency to allow the use of small inductor and capacitor values.
Inductor saturation current should be higher than the charging current (ICHG) plus half the ripple current (IRIPPLE):
ISAT ³ ICHG +(1/2)IRIPPLE
(10)
Inductor ripple current depends on input voltage (VIN), duty cycle (D = VOUT/VIN), switching frequency (fs), and
inductance (L):
IRIPPLE =
VIN ´ D ´ (1 - D)
fs × L
(11)
The maximum inductor ripple current happens with D = 0.5 or close to 0.5. Usually inductor ripple is designed in
the range of 20% to 40% of the maximum charging current as a trade-off between inductor size and efficiency for
a practical design.
10.2.2.2 Input Capacitor
The input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst
case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate
at 50% duty cycle, then the worst case capacitor RMS current ICIN occurs where the duty cycle is closest to 50%
and can be estimated by the following equation:
ICIN = ICHG ´ D ´ (1 - D)
(12)
A low ESR ceramic capacitor such as X7R or X5R is preferred for the input decoupling capacitor and should be
placed as close as possible to the drain of the high-side MOSFET and source of the low-side MOSFET. The
voltage rating of the capacitor must be higher than the normal input voltage level. A 25-V rating or higher
capacitor is preferred for a 15-V input voltage. A 20-μF capacitance is suggested for a typical 2.5-A charging
current.
10.2.2.3 Output Capacitor
The output capacitor also should have enough ripple current rating to absorb output switching ripple current. The
output capacitor RMS current ICOUT is given as:
ICOUT =
IRIPPLE
2 ´
3
» 0.29 ´ IRIPPLE
(13)
The output capacitor voltage ripple can be calculated as follows:
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
27
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
DVO =
VOUT æ
V
ç 1 - OUT
2 ç
VIN
8LCfs è
ö
÷
÷
ø
(14)
At certain input/output voltages and switching frequencies, the voltage ripple can be reduced by increasing the
output filter LC.
The BQ24133 has an internal loop compensator. To achieve good loop stability, the resonant frequency of the
output inductor and output capacitor should be designed from 15 kHz to 25 kHz. The preferred ceramic capacitor
has a 25-V or higher rating, X7R or X5R.
10.2.2.4 Input Filter Design
During adapter hot plug-in, the parasitic inductance and the input capacitor from the adapter cable form a
second-order system. The voltage spike at the AVCC pin may be beyond the IC maximum voltage rating and
damage the IC. The input filter must be carefully designed and tested to prevent an overvoltage event on the
AVCC pin.
There are several methods to damping or limiting the overvoltage spike during adapter hot plug-in. An
electrolytic capacitor with high ESR as an input capacitor can damp the overvoltage spike well below the IC
maximum pin voltage rating. A high-current capability TVS Zener diode can also limit the overvoltage level to an
IC safe level. However, these two solutions may not be lowest cost or smallest size.
A cost-effective and small-size solution is shown in Figure 10-2. R1 and C1 are composed of a damping RC
network to damp the hot plug-in oscillation. As a result, the overvoltage spike is limited to a safe level. D1 is used
for reverse voltage protection for the AVCC pin. C2 is the AVCC pin decoupling capacitor and it should be placed
as close as possible to the AVCC pin. R2 and C2 form a damping RC network to further protect the IC from high
dv/dt and high voltage spike. The C2 value should be less than the C1 value so R1 can dominant the equivalent
ESR value to get enough damping effect for hot plug-in. R1 and R2 must be sized enough to handle in-rush
current power loss according to the resistor manufacturer’s data sheet. The filter component values always need
to be verified with a real application and minor adjustments may be needed to fit in the real application circuit.
If the input is 5 V (USB host or USB adapter), then D1 can be saved. R2 has to be 5 Ω or higher to limit the
current if the input is reversely inserted.
D1
Adapter
Connector
R1(2010)
2W
C1
2.2 mF
R2(1206)
4.7 - 30 W
AVCC pin
C2
0.1 - 1 mF
Figure 10-2. Input Filter
10.2.2.5 Input ACFET and RBFET Selection
N-type MOSFETs are used as input ACFET(Q1) and RBFET(Q2) for better cost-effective and small-size
solution, as shown in Figure 22. Normally, there is a total capacitance of 50 µH connected at PVCC node: 10-µF
capacitor for buck converter of BQ24133 and 40-µF capacitor for system side. There is a surge current during
Q1 turnon period when a valid adapter is inserted. Decreasing the turnon speed of Q1 can limit this surge
current in desirable range by selecting a MOSFET with relative bigger CGD and/or CGS. If Q1 turns on too fast,
we must add external CGD and/or CGS. For example, 4.7-nF CGD and 47-nF CGS are adopted on EVM while
using NexFET CSD17313 as Q1.
28
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
Q2
Q1
ADAPTER
SYS
RSNS
C4 1m
RIN
2
CIN
2. ?
2.2?
RGS
499k
CGS
CGD
PVCC
R12
4.02k
R11
4.02k
CSYS
40?
CMSRC
ACDRV
Figure 10-3. Input ACFET and RBFET
10.2.2.6 Inductor, Capacitor, and Sense Resistor Selection Guidelines
The IC provides internal loop compensation. With this scheme, the best stability occurs when the LC resonant
frequency, fo, is approximately 15 kHz to 25 kHz for the IC.
fo =
1
2p LC
(15)
Table 10-2 summarizes typical LC components for various charge currents.
Table 10-2. Typical Values as a Function of Charge Current
CHARGE CURRENT
1A
2A
Output inductor L
6.8 µH
3.3 µH
Output capacitor C
10 µF
20 µF
10.2.3 Application Curve
0.96
0.94
Efficiency (%)
0.92
0.9
0.88
0.86
0.84
133 AVCC=15 V, 3 cell
133 AVCC=12 V, 2 cell
133 AVCC=15 V, 2 cell
0.82
0.8
0
0.5
1
1.5
IOUT (A)
2
2.5
3
D002
Figure 10-4. Efficiency vs Output Current
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
29
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
10.3 System Examples
RevFET
Q4
RAC: 20m
Adapter
Or USB
System
0.1µ
0.1µ
PVCC
ACN
ACP
CMSRC
1µ
VREF
Selectable input
current limit
R5B
8.06k
ILIM_500mA
R11
5
R4
100k
R5A
32.4k
VREF
4.7µ
BATDRV
ACDRV
3.3mH
VREF
R2
100k
RSR: 10m
VBAT
SW
BQ24133
ISET
0.047m
R3
32.4k
BTST
ACSET
REGN
0.1m
0.1m
10m 10m
D1
D
Optional
1m
R6
845k
C1
1µ
AVCC
PGND
OVPSET
R7
100k
RT
103AT
SRP
VREF
R8
6.81k
R9
133k
R10
1.5k
VREF
D3
TTC
SRN
TS
CELL
THERMAL
STAT
PAD
USB or adapter with input OVP 15 V, up to 2-A charge current, 0.2-A precharge current, 2-A adapter current or 500-mA USB current, 5 –
40°C TS, system connected before sense resistor
Figure 10-5. Typical Application Schematic With Single-Cell Unremovable Battery
30
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
11 Power Supply Recommendations
In order to provide an output voltage on SYS, the BQ24133 require a power supply from 4.5-V to 17-V input with
ideally more than 500-mA current rating connected to VBUS; or, a single-cell Li-Ion battery with voltage >
VBATUVLO connected to BAT.
12 Layout
12.1 Layout Guidelines
The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the
components to minimize the high frequency current path loop (see Figure 12-1) is important to prevent electrical
and magnetic field radiation and high-frequency resonant problems. The following is a PCB layout priority list for
proper layout. Layout of the PCB according to this specific order is essential.
1. Place the input capacitor as close as possible to the PVCC supply and ground connections and use the
shortest copper trace connection. These parts should be placed on the same layer of the PCB instead of on
different layers and using vias to make this connection.
2. Place the inductor input terminal as close as possible to the SW terminal. Minimize the copper area of this
trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging
current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this
area to any other trace or plane.
3. The charging current sensing resistor should be placed right next to the inductor output. Route the sense
leads connected across the sensing resistor back to the IC in the same layer, close to each other (minimize
loop area) and do not route the sense leads through a high-current path (see Figure 12-2 for Kelvin
connection for best current accuracy). Place decoupling capacitor on these traces next to the IC.
4. Place the output capacitor next to the sensing resistor output and ground.
5. Output capacitor ground connections must be tied to the same copper that connects to the input capacitor
ground before connecting to system ground.
6. Route analog ground separately from power ground and use a single ground connection to tie charger power
ground to charger analog ground. Just beneath the IC use analog ground copper pour but avoid power pins
to reduce inductive and capacitive noise coupling. Use the thermal pad as a single ground connection point to
connect analog ground and power ground together, or use a 0-Ω resistor to tie analog ground to power
ground. A star-connection under the thermal pad is highly recommended.
7. It is critical to solder the exposed thermal pad on the backside of the IC package to the PCB ground. Ensure
that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
8. Decoupling capacitors must be placed next to the IC pins and make trace connection as short as possible.
9. The number and physical size of the vias must be enough for a given current path.
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
31
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
12.2 Layout Examples
SW
L1
R1
VBAT
High
Frequency
VIN
BAT
Current
C1
Path
PGND
C3
C2
Copyright © 2016, Texas Instruments Incorporated
Figure 12-1. High-Frequency Current Path
Current Direction
R SNS
Current Sensing Direction
To SRP and SRN pin
Figure 12-2. Sensing Resistor PCB Layout
32
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
BQ24133
www.ti.com
SLUSAF7D – DECEMBER 2010 – REVISED SEPTEMBER 2020
13 Device and Documentation Support
13.1 Device Support
13.1.1 Third-Party Products Disclaimer
TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT
CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES
OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER
ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.
13.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on
Subscribe to updates to register and receive a weekly digest of any product information that has changed. For
change details, review the revision history included in any revised document.
13.3 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
13.4 Trademarks
TI E2E™ is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
13.5 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.
13.6 Glossary
TI Glossary
This glossary lists and explains terms, acronyms, and definitions.
14 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: BQ24133
33
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
BQ24133RGYR
ACTIVE
VQFN
RGY
24
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
BQ24133
BQ24133RGYT
ACTIVE
VQFN
RGY
24
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
BQ24133
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
