Sample &
Buy
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
CDCLVP111
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
CDCLVP111 Low-Voltage 1:10 LVPECL With Selectable Input Clock Driver
1 Features
3 Description
•
The CDCLVP111 clock driver distributes one
differential clock pair of LVPECL input, (CLK0, CLK1)
to ten pairs of differential LVPECL clock (Q0, Q9)
outputs with minimum skew for clock distribution. The
CDCLVP111 can accept two clock sources into an
input multiplexer. The CDCLVP111 is specifically
designed for driving 50-Ω transmission lines. When
an output pin is not used, leaving it open is
recommended to reduce power consumption. If only
one of the output pins from a differential pair is used,
the other output pin must be identically terminated to
50 Ω.
1
•
•
•
•
•
•
•
•
Distributes One Differential Clock Input Pair
LVPECL to 10 Differential LVPECL
Fully Compatible With LVECL and LVPECL
Supports a Wide Supply Voltage Range from
2.375 V to 3.8 V
Selectable Clock Input Through CLK_SEL
Low-Output Skew (Typical 15 ps) for ClockDistribution Applications
– Additive Jitter Less Than 1 ps
– Propagation Delay Less Than 350 ps
– Open Input Default State
– LVDS, CML, SSTL Input Compatible
VBB Reference Voltage Output for Single-Ended
Clocking
Available in a 32-Pin LQFP and QFN Package
Frequency Range From DC to 3.5 GHz
Pin-to-Pin Compatible With MC100 Series EP111,
ES6111, LVEP111, PTN1111
The VBB reference voltage output is used if singleended input operation is required. In this case, the
VBB pin should be connected to CLK0 and bypassed
to GND through a 10-nF capacitor.
However, for high-speed performance up to 3.5 GHz,
the differential mode is strongly recommended.
The CDCLVP111 device is
operation from –40°C to 85°C.
for
Device Information(1)
2 Applications
•
•
characterized
PART NUMBER
Designed for Driving 50-Ω Transmission Lines
High Performance Clock Distribution
CDCLVP111
PACKAGE
BODY SIZE (NOM)
VQFN (32)
5.00 mm × 5.00 mm
LQFP (32)
7.00 mm × 7.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Functional Block Diagram
VCC VCC VCC VCC VCC
CLKP0
+
CLKP1
IN_MUX
CLKN0
LVPECL
+
10
10
QP(9...0)
QN(9...0)
CLKN1
CLK_SEL
VBB
Reference
Generator
CDCLVP111
VEE
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
CDCLVP111
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
4
5
6.1
6.2
6.3
6.4
6.5
6.6
6.7
6.8
5
5
5
6
6
7
7
8
Absolute Maximum Ratings ......................................
ESD Ratings ............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
DC Electrical Characteristics, LVECL ......................
DC Electrical Characteristics, LVPECL ....................
AC Electrical Characteristics.....................................
Typical Characteristics ..............................................
7
Parameter Measurement Information .................. 9
8
Detailed Description ............................................ 11
7.1 Test Configurations ................................................... 9
8.1 Overview ................................................................. 11
8.2 Functional Block Diagram ....................................... 11
8.3 Feature Description................................................. 11
8.4 Device Functional Modes........................................ 12
9
Applications and Implementation ...................... 13
9.1 Application Information............................................ 13
9.2 Typical Application .................................................. 13
10 Power Supply Recommendations ..................... 18
10.1 Power-Supply Filtering .......................................... 18
11 Layout................................................................... 19
11.1 Layout Guidelines ................................................. 19
11.2 Layout Example .................................................... 19
11.3 Thermal Management ........................................... 19
12 Device and Documentation Support ................. 20
12.1
12.2
12.3
12.4
12.5
Documentation Support ........................................
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
20
20
20
20
20
13 Mechanical, Packaging, and Orderable
Information ........................................................... 20
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision E (July 2011) to Revision F
Page
•
Added Device Information Table, Pin Configuration and Functions; Specifications; Applications and Implementation;
Detailed Description; Layout;Device and Documentation Support; Mechanical, Packaging, and Ordering Information ...... 1
•
Added extended frequency range from 1GHz down to 100MHz ........................................................................................... 8
Changes from Revision D (March 2010) to Revision E
•
Page
Changed the PowerPAD Pin Function Description ................................................................................................................ 4
Changes from Revision C (November 2009) to Revision D
Page
•
Deleted duplicate information covering the PowerPAD from Note 1 of the Pin Functions table............................................ 4
•
Changed the PowerPAD description in the PIN FUNCTIONS table to include the LQFP package information. .................. 5
•
Added "NOTE" at the beginning of "Applications and Implementation" section................................................................... 13
•
Changed JEDEC symbol to RθJA ......................................................................................................................................... 19
Changes from Revision B (April 2009) to Revision C
Page
•
Changed PowerPAD information to the Pinout Package ....................................................................................................... 4
•
Added PowerPAD information to the Pin Functions table ...................................................................................................... 4
Changes from Revision A (March 2009) to Revision B
Page
•
Added LVTTL/LVCMOS functionality compatible................................................................................................................... 4
•
Changed recommended resistor values in .......................................................................................................................... 16
2
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
CDCLVP111
www.ti.com
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
Changes from Original (January 2009) to Revision A
Page
•
Changed note referneces within the AC ELECTRICAL CHARACTERISTICS table ............................................................. 7
•
Added a Typ value of 0.04ps to the Additive phase jitter in the AC ELECTRICAL CHARACTERISTICS ........................... 7
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
3
CDCLVP111
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
www.ti.com
5 Pin Configuration and Functions
RHB, VF, or VFP Package
32-Pin VQFN, LQFP, or HLQFP
Top View
PowerPAD
(0)
Pin Functions (1)
PIN
NAME
NO.
CLK_SEL
CLK0, CLK0
CLK1, CLK1
2
TYPE
DESCRIPTION
Input
Clock select. Used to select between CLK0 and CLK1 input pairs. LVTTL/LVCMOS
functionality compatible.
Input
Differential LVECL/LVPECL input pair
3
4
6
7
11
13
15
18
Q [9:0]
20
22
Output
LVECL/LVPECL clock outputs, these outputs provide low-skew copies of CLKn.
Output
LVECL/LVPECL complementary clock outputs, these outputs provide copies of CLKn.
24
27
29
31
10
12
14
17
Q[9:0]
19
21
23
26
28
30
VBB
(1)
4
5
—
Reference voltage output for single-ended input operation
CLKn, CLK_SEL pulldown resistor = 75 kΩ; CLKn pullup resistor = 37.5 kΩ; CLKn pulldown resistor = 50 kΩ.
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
CDCLVP111
www.ti.com
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
Pin Functions(1) (continued)
PIN
NAME
NO.
TYPE
DESCRIPTION
1
9
VCC
16
Power
Supply voltage
25
32
VEE
8
Ground
Device ground or negative supply voltage in ECL mode
PowerPAD™
0
Ground
The PowerPAD of the QFN32 is thermally connected to the die to improve the heat transfer
out of the package. The pad of the QFN32 with PowerPAD must be connected to VEE.
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN
MAX
UNIT
VCC
Supply voltage (Relative to VEE)
–0.3
4.6
V
VI
Input voltage
–0.3
VCC + 0.5
V
VO
Output voltage
–0.3
VCC + 0.5
V
IIN
Input current
±20
mA
VEE
Negative supply voltage (Relative to VCC)
IBB
Sink/source current
IO
DC output current
TJ
Maximum operating junction temperature
Tstg
Storage temperature
(1)
–4.6
0.3
V
–1
1
mA
–50
mA
125
°C
150
°C
–65
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
6.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
3000
Charged-device model (CDM), per JEDEC specification JESD22C101 (2)
1500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
VCC
Supply voltage (relative to VEE)
TA
Operating free-air temperature
TJ
Operating junction temperature
MIN
NOM
MAX
2.375
2.5/3.3
3.8
V
85
°C/W
110
°C
–40
UNIT
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
5
CDCLVP111
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
www.ti.com
6.4 Thermal Information
CDCLVP111
THERMAL METRIC (1)
RHB (VQFN)
VF (LQFP)
UNIT
32 PINS
RθJA
Junction-to-ambient thermal resistance
45.2
85.1
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
37.5
23.2
°C/W
RθJB
Junction-to-board thermal resistance
17.9
49.4
°C/W
ψJT
Junction-to-top characterization parameter
1.5
0.9
°C/W
ψJB
Junction-to-board characterization parameter
17.9
48.7
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
9.7
—
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
6.5 DC Electrical Characteristics, LVECL
Vsupply: VCC = 0 V, VEE = –2.375 V to –3.8 V over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
IEE
Supply internal
current
Absolute value of current
ICC
Output and internal
supply current
All outputs terminated 50 Ω to VCC – 2 V
IIN
Input current
VBB
Internally generated
bias voltage
MIN
–40°C, 25°C, 85°C
TYP
40
MAX
85
–40°C
354
25°C
380
85°C
405
Includes pullup/pulldown resistors,
VIH = VCC, VIL = VCC - 2 V
–40°C, 25°C, 85°C
–150
For VEE = –3 to –3.8 V,
IBB = –0.2 mA
–40°C, 25°C, 85°C
–1.45
–1.3
–1.15
VEE = –2.375 to –2.75 V,
IBB = –0.2 mA
–40°C, 25°C, 85°C
–1.4
–1.25
–1.1
150
UNIT
mA
mA
μA
V
VIH
High-level input
voltage (CLK_SEL)
–40°C, 25°C, 85°C
–1.165
–0.88
V
VIL
Low-level input
voltage (CLK_SEL)
–40°C, 25°C, 85°C
–1.81
–1.475
V
VID
Input amplitude
(CLKn, CLKn)
Difference of input, see
–40°C, 25°C, 85°C
0.5
1.3
V
VCM
Common-mode
voltage (CLKn, CLKn)
DC offset relative to VEE
–40°C, 25°C, 85°C
VEE + 1
–0.3
V
–40°C
–1.26
–0.85
VOH
High-level output
voltage
IOH = –21 mA
25°C
–1.2
–0.85
85°C
–1.15
–0.85
–40°C
–1.85
–1.5
25°C
–1.85
–1.45
85°C
–1.85
–1.4
VOL
VOD
(1)
6
Low-level output
voltage
Differential output
voltage swing
(1)
IOL = –5 mA
Terminated with 50 Ω to
VCC –2 V, see Figure 5
VIH - VIL
–40°C, 25°C, 85°C
600
V
V
mV
VID minimum and maximum is required to maintain ac specifications, actual device function tolerates a minimum VID of 100 mV.
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
CDCLVP111
www.ti.com
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
6.6 DC Electrical Characteristics, LVPECL
Vsupply: VCC = 2.375 V to 3.8 V, VEE= 0 V over operating free-air temperature range (unless otherwise noted)
PARAMETER
IEE
Supply internal current
Output and internal
supply current
ICC
TEST CONDITIONS
Absolute value of current
MIN
–40°C, 25°C, 85°C
All outputs terminated 50 Ω to VCC – 2 V
TYP
MAX
40
UNIT
85
-40°C
354
25°C
380
85°C
405
mA
mA
Includes pullup/pulldown resistors
VIH=VCC, VIL= VCC–2V
–40°C, 25°C, 85°C
–150
VCC = 3 to 3.8 V, IBB= –0.2 mA
–40°C, 25°C, 85°C
VCC – 1.45
VCC – 1.3
VCC – 1.15
VCC = 2.375 to 2.75 V,
IBB = –0.2 mA
–40°C, 25°C, 85°C
VCC – 1.4
VCC – 1.25
VCC – 1.1
High-level input voltage
(CLK_SEL)
–40°C, 25°C, 85°C
VCC – 1.165
VCC – 0.88
V
VIL
Low-level input voltage
(CLK_SEL)
–40°C, 25°C, 85°C
VCC – 1.81
VCC – 1.475
V
VID
Input amplitude (CLKn,
CLKn)
Difference of inpu, see
–40°C, 25°C, 85°C
0.5
1.3
V
VCM
Common-mode
voltage (CLKn, CLKn)
DC offset relative to VEE
–40°C, 25°C, 85°C
1
VCC – 0.3
V
–40°C
VCC – 1.26
VCC – 0.85
VOH
High-level output
voltage
IOH = –21 mA
25°C
VCC – 1.2
VCC – 0.85
85°C
VCC – 1.15
VCC – 0.85
–40°C
VCC – 1.85
VCC – 1.5
25°C
VCC – 1.85
VCC – 1.45
85°C
VCC – 1.85
VCC – 1.4
IIN
Input current
VBB
Internally generated
bias voltage
VIH
Low-level output
voltage
VOL
Differential output
voltage swing
VOD
(1)
(1)
IOL = –5 mA
Terminated with 50 Ω to
VCC - 2 V, see Figure 5
,
VIH - VIL
–40°C, 25°C, 85°C
μA
150
V
V
V
600
mV
VID minimum and maximum is required to maintain ac specifications, actual device function tolerates a minimum VID of 100 mV.
6.7 AC Electrical Characteristics
Vsupply: VCC = 2.375 V to 3.8 V, VEE = 0 V or LVECL/LVPECL input VCC = 0 V, VEE = -2.375 V to -3.8 V over operating freeair temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
tpd
Differential propagation delay CLKn,
CLKn to all Q0, Q0… Q9, Q9
See Note D in Figure 2
tsk(o)
Output-to-output skew
See Note A in Figure 2
tsk(pp)
Part-to-part skew
See Note B in Figure 2
taj
Additive phase jitter
Integration bandwidth of 20 kHz to 20 MHz,
fout = 125 MHz at 25°C
f(max)
Maximum frequency
Functional up to 3.5 GHz
tr/tf
Output rise and fall time (20%, 80%)
See Note D in Figure 2
MIN
TYP
200
15
0.04
90
MAX
UNIT
350
ps
30
ps
70
ps
< 0.8
ps
3500
MHz
200
ps
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
7
CDCLVP111
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
www.ti.com
6.8 Typical Characteristics
VOD [V] - Differential Output Voltage Swing
1.3
typ VCC=3.3V, TA=25°C
1.1
0.9
0.7
0.5
0.3
0.1
0
0.5
1
1.5
2
2.5
3
3.5
Output Frequency [GHz]
Figure 1. LVPECL Input Using CLK0 Pair, VCM = 1 V, VID = 0.5 V
8
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
CDCLVP111
www.ti.com
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
7 Parameter Measurement Information
7.1 Test Configurations
CLKn
CLKn
Q0
tPLH0
tPLH0
tPLH1
tPLH1
Q0
Q1
Q1
Q2
tPLH2
tPLH2
Q2
tPLH9
o
o
o
o
o
Q9
tPLH9
Q9
A.
Output skew is calculated as the greater of: The difference between the fastest and the slowest tPLHn (n = 0, 1,...9) or
the difference between the fastest and the slowest tPHLn (n = 0, 1,...9).
B.
Part-to-part skew, is calculated as the greater of: The difference between the fastest and the slowest tPLHn (n = 0,
1,...9) across multiple devices or the difference between the fastest and the slowest tPHLn (n = 0, 1,...9) across
multiple devices.
C.
Typical value measured at ambient when clock input is 155.52 MHz for an integration bandwidth of 20 kHz to 5 MHz.
D.
Input conditions: VCM = 1 V, VID = 0.5 V and FIN = 1 GHz.
Figure 2. Waveform for Calculating Both Output and Part-to-Part Skew
Figure 3. Output Voltage and Rise and Fall Time
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
9
CDCLVP111
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
www.ti.com
Test Configurations (continued)
VCC
ZO = 50 Ω
Yn
CDCLVP111
Driver
LVPECL
Receiver
ZO = 50 Ω
Yn
50 Ω
50 Ω
VEE
VT = VCC - 2 V
Figure 4. Typical Termination for Output Driver (See the Interfacing Between LVPECL, LVDS, and CML
Application Note, SCAA056)
Figure 5. LVPECL Output DC Configuration During Device Test
Figure 6. LVPECL Output AC Configuration During Device Test
10
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
CDCLVP111
www.ti.com
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
8 Detailed Description
8.1 Overview
The CDCLVP111 is an open emitter for LVPECL outputs. Therefore, proper biasing and termination are required
to ensure correct operation of the device and to minimize signal integrity. The proper termination for LVPECL
outputs is a 50 Ω to (VCC –2) V, but this DC voltage is not readily available on PCB. Therefore, a Thevenin
equivalent circuit is worked out for the LVPECL termination in both direct-coupled (DC) and AC-coupled
configurations. These configurations are shown in Figure 8 (a and b) for VCC = 2.5 V and Figure 9 (a and b) for
VCC = 3.3 V, respectively. TI recommends to place all resistive components close to either the driver end or the
receiver end. If the supply voltage for the driver and receiver is different, AC coupling is required.
8.2 Functional Block Diagram
31
30
29
28
27
26
24
3
CLK0
CLK0
+
4
-
CLK1
CLK1
23
0
21
6
+
7
-
22
1
20
19
-
18
17
CLK_SEL
2
15
14
-
13
12
11
VBB
5
10
Q0
Q0
Q1
Q1
Q2
Q2
Q3
Q3
Q4
Q4
Q5
Q5
Q6
Q6
Q7
Q7
Q8
Q8
Q9
Q9
8.3 Feature Description
The CDCLVP111 is a low-additive jitter universal to LVPECL fan out buffer with 2 selectable inputs. The small
package, low-output skew, and low-additive jitter make for a flexible device in demanding applications.
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
11
CDCLVP111
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
www.ti.com
8.4 Device Functional Modes
Select Input Terminal By CLK_SEL Pin
Table 1. Function Table
CLK_SEL
ACTIVE CLOCK INPUT
0
CLK0, CLK0
1
CLK1, CLK1
The two inputs of the CDCLVP111 are internally mixed together and can be selected through the control pin.
Unused inputs and outputs can be left floating to reduce overall component cost. Both AC and DC coupling
schemes can be used with the CDCLVP111 to provide greater system flexibility.
12
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
CDCLVP111
www.ti.com
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
9 Applications and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
The CDCLVP111 is a low-additive jitter LVPECL fanout buffer that can generate 5 copies of 2 selectable LVDS,
CML or SSTL inputs. The CDCLVP111 can accept reference clock frequencies up to 3.5 GHz while providing
low-output skew.
9.2 Typical Application
9.2.1 Fanout Buffer for Line Card Application
Figure 7. CDCLVP111 Block Diagram
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
13
CDCLVP111
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
www.ti.com
Typical Application (continued)
9.2.1.1 Design Requirements
The CDCLVP111 shown in Figure 7 is configured to be able to select 2 inputs, a 156.25-MHz LVPECL clock
from the backplane, or a secondary 156.25-MHz LVCMOS 2.5-V oscillator. Either signal can be then fanned out
to desired devices, as shown.
The configuration example is driving 4 LVPECL receivers in a line card application with the following properties:
• The PHY device has internal AC coupling and appropriate termination and biasing. The CDCLVP111 will
need to be provided with 86-Ω emitter resistors near the driver for proper operation.
• The ASIC is capable of DC coupling with a 2.5-V LVPECL driver such as the CDCLVP111. This ASIC
features internal termination so no additional components are needed.
• The FPGA requires external AC coupling but has internal termination. Again, 86-Ω emitter resistors are
placed near the CDCLVP111 and a 0.1-uF are placed to provide AC coupling. Similarly, the CPU is internally
terminated and requires external AC coupling capacitors.
9.2.1.2 Detailed Design Procedure
Unused outputs can be left floating.
In this example, the PHY, ASIC, and FPGA/CPU require different schemes. Power-supply filtering and bypassing
is critical for low-noise applications.
See Figure 18 for recommended filtering techniques.
9.2.1.2.1 LVPECL Output Termination
Refer to Figure 8 for output termination schemes depending on the receiver application.
V CC
VCC
250
250
CDCLVP111
LVPECL
62.5
62.5
(a) Ou tput DC Ter mination
VBB
CDCLVP111
LVPECL
86
86
50
50
(b) Output AC Termination
Figure 8. LVPECL Output DC and AC Termination for VCC = 2.5 V
14
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
CDCLVP111
www.ti.com
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
Typical Application (continued)
V
V
CC
CC
130
130
CDCLV P111
LVP ECL
82
82
(a) Output DC Te rmi nation
V
CDCLV P111
150
150
50
BB
LVP ECL
50
(b) Output AC Termination
Figure 9. LVPECL Output DC and AC Termination for VCC = 3.3 V
9.2.1.2.2 Input Termination
The CDCLVP111 inputs can be interfaced with LVPECL, LVDS, or LVCMOS drivers. Figure 10 illustrates how to
DC couple an LVCMOS input to the CDCLVP111. The series resistance (RS) should be placed close to the
LVCMOS driver; the value is calculated as the difference between the transmission line impedance and the
driver output impedance.
Refer to Figure 10 for proper input terminations, dependent on single ended or differential inputs.
V
IH
V
V
R
th
IL
S
LVCMOS
CDCLV P111
V =
th
V
IH
+V
IL
2
Figure 10. DC-Coupled LVCMOS Input to CDCLVP111
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
15
CDCLVP111
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
www.ti.com
Typical Application (continued)
Figure 11 shows how to DC couple LVDS inputs to the CDCLVP111. Figure 12 and Figure 13 describe the
method of DC coupling LVPECL inputs to the CDCLVP111 for VCC = 2.5 V and VCC = 3.3 V, respectively.
100
LVDS
CDCLV P111
Figure 11. DC-Coupled LVDS Inputs to CDCLVP111
VCC
VCC
250
250
CDCLVP111
LVPECL
62.5
62.5
Figure 12. DC-Coupled LVPECL Inputs to CDCLVP111 (VCC = 2.5 V)
V
CC
V
130
CC
130
CDCLV P111
LVP ECL
82
82
Figure 13. DC-Coupled LVPECL Inputs to CDCLVP111 (VCC = 3.3 V)
16
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
CDCLVP111
www.ti.com
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
Typical Application (continued)
Figure 14 and Figure 15 show the technique of AC coupling differential inputs to the CDCLVP111 for VCC = 2.5 V
and VCC = 3.3 V, respectively. TI recommends to place all resistive components close to either the driver end or
the receiver end. If the supply voltages of the driver and receiver are different, AC coupling is required.
V
CC
V
CC
96
96
CDCLV P111
Differen tia l
105
105
Figure 14. AC-Coupled Differential Inputs to CDCLVP111 (VCC = 2.5 V)
V
CC
V
82
CC
82
CDCLV P111
Differen tia l
130
130
Figure 15. AC-Coupled Differential Inputs to CDCLVP111 (VCC = 3.3 V)
9.2.1.3 Application Curves
The CDCLVP111 low-additive noise can be shown in this line card application. The low-noise, 156.25-MHz
signal with 53-fs RMS jitter drives the CDCLVP111, resulting in 86-fs RMS when integrated from 10 kHz to 20
MHz. The resultant-additive jitter is a low 68-fs RMS for this configuration.
Reference signal is low noise signal generator
Figure 16. CDCLVP111 Reference Phase Noise 32 fs rms
(10 kHz to 20 MHz)
Figure 17. CDCLVP111 Output Phase Noise 57 fs rms
(10 kHz to 20 MHz)
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
17
CDCLVP111
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
www.ti.com
10 Power Supply Recommendations
10.1 Power-Supply Filtering
High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the
additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when
jitter and phase noise is very critical to applications.
Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass
capacitors provide the very low-impedance path for high-frequency noise and guard the power-supply system
against the induced fluctuations. These bypass capacitors also provide instantaneous current surges as required
by the device and should have low equivalent series resistance (ESR). To properly use the bypass capacitors,
they must be placed very close to the power-supply terminals and laid out with short loops to minimize
inductance. TI recommends to add as many high-frequency (for example, 0.1-μF) bypass capacitors as there are
supply terminals in the package. TI recommends, but does not require, to insert a ferrite bead between the board
power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock
driver; these beads prevent the switching noise from leaking into the board supply. It is imperative to choose an
appropriate ferrite bead with very low dc resistance to provide adequate isolation between the board supply and
the chip supply, as well as to maintain a voltage at the supply terminals that is greater than the minimum voltage
required for proper operation.
Figure 18 illustrates this recommended power-supply decoupling method.
Board
Supply
VCC
Chip
Supply
Ferrite Bead
C
10 mF
C
1 mF
C
0.1 mF (x3)
Figure 18. Power-Supply Decoupling
18
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
CDCLVP111
www.ti.com
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
11 Layout
11.1 Layout Guidelines
Power consumption of the CDCLVP111 can be high enough to require attention to thermal management. For
reliability and performance reasons, the die temperature should be limited to a maximum of +110°C. That is, as
an estimate, ambient temperature (TA) plus device power consumption times RθJA should not exceed +110°C.
The device package has an exposed pad that provides the primary heat removal path to the printed-circuit-board
(PCB). To maximize the heat dissipation from the package, a thermal landing pattern including multiple vias to a
ground plane must be incorporated into the PCB within the footprint of the package. The exposed pad must be
soldered down to ensure adequate heat conduction out of the package. Figure 19 shows a recommended land
and via pattern.
11.2 Layout Example
3,0 mm (min)
0,33 mm (typ)
0,75 mm (typ)
Figure 19. Recommended PCB Layout
11.3 Thermal Management
Power consumption of the CDCLVP111 can be high enough to require attention to thermal management. For
reliability and performance reasons, the die temperature should be limited to a maximum of +110°C. That is, as
an estimate, ambient temperature (TA) plus device power consumption times RθJA should not exceed +110°C.
The device package has an exposed pad that provides the primary heat removal path to the printed-circuit-board
(PCB). To maximize the heat dissipation from the package, a thermal landing pattern including multiple vias to a
ground plane must be incorporated into the PCB within the footprint of the package. The exposed pad must be
soldered down to ensure adequate heat conduction out of the package. Figure 19 shows a recommended land
and via pattern.
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
19
CDCLVP111
SCAS859F – JANUARY 2009 – REVISED JUNE 2015
www.ti.com
12 Device and Documentation Support
12.1 Documentation Support
12.1.1 Related Documentation
For related documentation, see the following:
Interfacing Between LVPECL, LVDS, and CML Application Note, SCAA056
12.2 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
12.3 Trademarks
PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
12.4 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
12.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
20
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: CDCLVP111
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
CDCLVP111RHBR
ACTIVE
VQFN
RHB
32
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
LVP111
CDCLVP111RHBT
ACTIVE
VQFN
RHB
32
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
LVP111
CDCLVP111VF
ACTIVE
LQFP
VF
32
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
CDCLVP111
CDCLVP111VFR
ACTIVE
LQFP
VF
32
1000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
CDCLVP111
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
