DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212,
DCP020503, DCP020505,
DCP020507,DCP021515,
DCP020509,DCP022405,
DCP020515D,
DCP021205,DCP022415D
DCP021212,
DCP021212D,
DCP022405D,
DCP021212D, DCP021515, DCP022405,
DCP022405D,
DCP022415D
SBVS011N – MARCH
2000 – REVISED
APRIL 2020
www.ti.com
SBVS011N – MARCH 2000 – REVISED APRIL 2020
DCP02 Series, 2-W, 1000-VRMS Isolated, Unregulated DC/DC Converter Modules
1 Features
3 Description
•
•
The DCP02 series is a family of 2-W, isolated,
unregulated DC/DC converter modules. Requiring a
minimum of external components and including onchip device protection, the DCP02 series of devices
provide extra features such as output disable and
synchronization of switching frequencies.
•
•
•
•
•
•
•
•
•
1-kV Isolation (operational): 1-second test
Continuous voltage applied across isolation
barrier: 60 VDC / 42.5 VAC
UL1950 recognized component
EN55022 class B EMC performance
7-Pin PDIP and 12-pin SOP packages
Input voltage: 5 V, 12 V, 15 V, or 24 V
Output voltage: 3.3 V, ±5 V, 7 V, 9 V, ±12 V, or ±15
V
Device-to-device synchronization
Thermal protection
Short-circuit protection
High efficiency
This combination of features and small size makes
the DCP02 series of devices suitable for a wide range
of applications, and is an easy-to-use solution in
applications requiring signal path isolation.
WARNING
This product has operational isolation and
is intended for signal isolation only. It
should not be used as a part of a safety
isolation circuit requiring reinforced
isolation. See definitions in Feature
Description
2 Applications
•
•
•
•
•
Signal path isolation
Ground loop elimination
Data acquisition
Industrial control and instrumentation
Test equipment
Device Information
PART NUMBER
DCP02xxxx
(1)
SYNC
OSC
800
kHz
Divideby-2
Reset
Watchdog
Startup
PACKAGE
(1)
BODY SIZE (NOM)
PDIP (7)
19.18 mm × 10.60 mm
SOP (12)
17.90 mm × 10.33 mm
For all available packages, see the orderable addendum at
the end of the data sheet.
+VOUT
Power
Stage
±VOUT
PSU
Thermal
Shutdown
+VS
Power Controller
±VS
Single Output Block Diagram
Dual Output Block Diagram
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
Submit Document Feedback
Copyright
© 2020 Texas
Instruments
Incorporated
intellectual
property
matters
and other important disclaimers. PRODUCTION DATA.
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
1
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212, DCP021212D,
DCP021515, DCP022405, DCP022405D, DCP022415D
SBVS011N – MARCH 2000 – REVISED APRIL 2020
www.ti.com
Table of Contents
1 Features............................................................................1
2 Applications..................................................................... 1
3 Description.......................................................................1
4 Revision History.............................................................. 2
5 Pin Configuration and Functions...................................4
Pin Functions.................................................................... 4
6 Specifications.................................................................. 5
6.1 Absolute Maximum Ratings........................................ 5
6.2 ESD Ratings............................................................... 5
6.3 Recommended Operating Conditions.........................5
6.4 Thermal Information....................................................5
6.5 Electrical Characteristics.............................................6
6.6 Switching Characteristics............................................6
6.7 Typical Characteristics................................................ 7
7 Detailed Description......................................................12
7.1 Overview................................................................... 12
7.2 Functional Block Diagrams....................................... 12
7.3 Feature Description...................................................13
7.4 Device Functional Modes..........................................16
8 Layout.............................................................................22
8.1 Layout Guidelines..................................................... 22
8.2 Layout Example........................................................ 22
9 Device and Documentation Support............................24
9.1 Device Support......................................................... 24
9.2 Documentation Support............................................ 24
9.3 Support Resources................................................... 24
9.4 Related Links............................................................ 25
9.5 Trademarks............................................................... 25
9.6 Receiving Notification of Documentation Updates....25
9.7 Electrostatic Discharge Caution................................25
9.8 Glossary....................................................................25
4 Revision History
Changes from Revision M (April 2020) to Revision N (July 2020)
Page
• Updated Figure 3-1 ............................................................................................................................................1
Changes from Revision L (May 2015) to Revision M (April 2020)
Page
• Added links to Section 2 .................................................................................................................................... 1
• Added Efficiency and Load Regulation plots to Section 6.7 .............................................................................. 7
• Added Section 7.3.6 section............................................................................................................................. 14
• Added Section 7.3.7 section............................................................................................................................. 14
• Added Section 7.3.10 section........................................................................................................................... 15
Changes from Revision K (February 2008) to Revision L (January 2015)
Page
• Updated Section 1 ............................................................................................................................................. 1
• Added ESD Ratings table, Feature Description section, Device Functional Modes section, Application and
Implementation section, Power Supply Recommendations section, Layout section, Device and
Documentation Support section, and Mechanical, Packaging, and Orderable Information section................... 1
• Added Table 3-1 table ........................................................................................................................................1
• Added Figure 3-1 ............................................................................................................................................... 1
• Renamed pin "0V" to "COM" (output side common pin) in Section Pin Functions table.....................................4
• Renamed pin "VS" to "+VS" (input voltage pin) in Section Pin Functions table...................................................4
• Renamed pin "0V" to "–VS" (input side common pin) in Section Pin Functions table......................................... 4
• Added Section 6.2 table......................................................................................................................................5
• Added Section 6.3 table......................................................................................................................................5
• Added Section 6.4 table......................................................................................................................................5
• Added information to the ISOLATION section of the Section 6.5 table ............................................................. 6
• Added Section 7.3.1section to the Section 7.3 section.....................................................................................13
• Added a typical application design to the Section 8.1 section.......................................................................... 18
• Added Section Power Supply Recommendations section................................................................................21
2
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212,
DCP021212D, DCP021515, DCP022405, DCP022405D, DCP022415D
www.ti.com
SBVS011N – MARCH 2000 – REVISED APRIL 2020
Device Comparison Table
DEVICE
NUMBER
OUTPUT
VOLTAGE
VNOM @ VS (TYP)(V)
75% LOAD
INPUT
VOLTAGE
VS (V)
MIN
NO LOAD
CURRENT
IQ (mA)
0% LOAD
EFFICIENCY
(%)
100% LOAD
BARRIER
CAPACITANCE
CISO (pF)
VISO = 750Vrms
MIN
TYP
MAX
MAX
TYP
MAX
TYP
TYP
TYP
3.13
3.3
3.46
600
19
30
18
74
26
DCP020505P
DCP020505U
4.75
5
5.25
400
14
20
18
80
22
6.65
7
7.35
285
14
25
20
81
30
8.55
9
9.45
222
12
20
23
82
31
±14.25
±15
±15.75
133(2)
11
20
27
85
24
4.75
5
5.25
400
7
15
14
83
33
11.4
12
12.6
166
7
20
15
87
47
±11.4
±12
±12.6
166(2)
6
20
16
88
35
14.25
15
15.75
133
6
20
15
88
42
4.75
5
5.25
400
6
15
13
81
33
±4.75
±5
±5.25
400(2)
6
15
12
80
22
±14.25
±15
±15.75
133(2)
6
25
16
79
44
4.5
5
MAX
LOAD
REGULATION
10% TO 100%
LOAD(1)
DCP020503P
DCP020503U
DCP020507P
DCP020507U
TYP
DEVICE
OUTPUT
CURRENT
(mA) (3)
5.5
DCP020509P
DCP020509U
DCP020515DP
DCP020515DU
DCP021205P
DCP021205U
DCP021212P
DCP021212U
10.8
12
13.2
DCP021212DP
DCP021212DU
DCP021515P
DCP021515U
13.5
15
16.5
DCP022405P
DCP022405U
DCP022405DP
DCP022405DU
DCP022415DP
DCP022415DU
(1)
(2)
(3)
21.6
24
26.4
Load regulation = (VOUT at 10% load – VOUT at 100%)/VOUT at 75% load
IOUT1 + IOUT2
POUT(max) = 2 W
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
3
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212, DCP021212D,
DCP021515, DCP022405, DCP022405D, DCP022415D
SBVS011N – MARCH 2000 – REVISED APRIL 2020
www.ti.com
5 Pin Configuration and Functions
+VS 1
–VS
14 SYNC
2
+VS
1
28 SYNC
–VS
2
27 NC
–VS
3
26 NC
DCP02
DCP02
–VOUT
5
+VOUT 6
NC
7
8
NC
Figure 5-1. NVA Package 7-Pin PDIP (Single
Output) (Top View)
+VS 1
–VS
–VOUT 12
17 NC
+VOUT 13
16 NC
NC 14
15 NC
Figure 5-2. DVB PACKAGE 12-Pin SOP (Single
Output) (Top View)
14 SYNC
2
+VS 1
28 SYNC
–VS 2
27 NC
–VS 3
26 NC
DCP02
DCP02
COM
5
+VOUT 6
-VOUT 7
8
NC
Figure 5-3. NVA Package 7-Pin PDIP (Dual Output)
(Top View)
COM 12
17 NC
+VOUT 13
16 NC
-VOUT 14
15 NC
Figure 5-4. DVB Package 12-Pin SOP (Dual Output)
(Top View)
Pin Functions
PIN
NAME
COM
NUMBER
DVB
(DUAL)
DVB
(SINGLE)
NVA
(DUAL)
NVA
(SINGLE)
I/O(1)
—
5
—
O
Output side common
—
No connection
12
14
15
15
7
16
16
17
17
26
26
27
27
SYNC
28
28
14
14
I
Synchronization Pin - Synchronize multiple devices by connecting
their SYNC pins together. Pulling this pin low disables the internal
oscillator.
+VOUT
13
13
6
6
O
Positive output voltage
–VOUT
14
12
7
5
O
Negative output voltage
+VS
1
1
1
1
I
Input voltage
2
2
I
Input side common
NC
–VS
(1)
4
DESCRIPTION
2
2
3
3
8
8
I = Input, O = Output
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212,
DCP021212D, DCP021515, DCP022405, DCP022405D, DCP022415D
www.ti.com
SBVS011N – MARCH 2000 – REVISED APRIL 2020
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN
MAX
5-V input devices
Input voltage
12-V input devices
15
15-V input devices
18
24-V input devices
V
29
Storage temperature, Tstg
(1)
UNIT
7
–60
125
°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under
Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device
reliability.
6.2 ESD Ratings
VALUE
Human-body model (HBM), per ANSI/ESDA/JEDEC
V(ESD)
(1)
(2)
Electrostatic discharge
JS-001(1)
UNIT
±1000
Charged-device model (CDM), per JEDEC specification JESD22C101(2)
V
±250
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
Input Voltage
MIN
NOM
MAX
5-V input devices
4.5
5
5.5
12-V input devices
10.8
12
13.2
15-V input devices
13.5
15
16.5
24-V input devices
21.6
24
26.4
Operating temperature
–40
85
UNIT
V
°C
6.4 Thermal Information
THERMAL METRIC(1)
DCP020x
DCP020x
NVA (PDIP)
DVB (SOP)
7 PINS
12 PINS
RθJA
Junction-to-ambient thermal resistance
61
61
RθJC(top)
Junction-to-case (top) thermal resistance
19
19
RθJB
Junction-to-board thermal resistance
24
24
ψJT
Junction-to-top characterization parameter
7
7
ψJB
Junction-to-board characterization parameter
24
24
RθJC(bot)
Junction-to-case (bottom) thermal resistance
N/A
N/A
(1)
UNIT
°C/W
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
5
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212, DCP021212D,
DCP021515, DCP022405, DCP022405D, DCP022415D
www.ti.com
SBVS011N – MARCH 2000 – REVISED APRIL 2020
6.5 Electrical Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
OUTPUT
POUT
Output power
ILOAD = 100% (full load)
VRIPPLE
Output voltage ripple
COUT = 1 μF, ILOAD = 50%
Voltage vs. Temperature
2
W
20
mVPP
–40°C ≤ TA ≤ 25°C
0.046
%/°C
25°C ≤ TA ≤ 85°C
0.016
%/°C
INPUT
VS
Input voltage range
–10%
10%
ISOLATION
Voltage
VISO
Isolation
1
kVrms
dV/dt
500
Leakage Current
30
nA
DC
60
VDC
AC
42.5
VAC
1-second flash test
Continuous working
voltage across isolation
barrier
V/s
LINE REGULATION
Output voltage
IOUT ≥ 10% load current and constant,
VS (min) to VS (typ)
1%
15%
IOUT ≥ 10% load current and constant,
VS (typ) to VS (max)
1%
15%
RELIABILITY
Demonstrated
TA = 55°C
75
FITS
THERMAL SHUTDOWN
TSD
Die temperature at
shutdown
ISD
Shutdown current
150
°C
3
mA
6.6 Switching Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
fOSC
Oscillator frequency
VIL
Low-level input voltage, SYNC
ISYNC
Input current, SYNC
tDISABLE
Disable time
CSYNC
Capacitance loading on SYNC pin(1) External
(1)
6
TEST CONDITIONS
MIN
fSW = fOSC/2
TYP
0
VSYNC = 2 V
MAX
800
UNIT
kHz
0.4
75
V
µA
2
µs
3
pF
The application report External Synchronization of the DCP01/02 Series of DC/DC Converters (SBAA035) describes this configuration.
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212,
DCP021212D, DCP021515, DCP022405, DCP022405D, DCP022415D
www.ti.com
SBVS011N – MARCH 2000 – REVISED APRIL 2020
6.7 Typical Characteristics
TA = 25°C, unless otherwise noted.
2.5
Standard Limits
Class A
Class B
50
40
2.0
Output Power (W)
Peak Emission Level (dB/µA)
60
30
20
10
0
1.0
0.5
±10
±20
0.15
1
Frequency (MHz)
DCP020505P
10
0
±50
30
0
25
50
Temperature (°C)
±25
ILOAD = 400 mA
75
100
100% Load
Figure 6-1. Conducted Emissions versus
Frequency
Figure 6-2. Output Power versus Temperature
450
5.04
COUT = 1 µF
COUT = 0.1 µF
400
5.02
350
Output Voltage (V)
Output AC Ripple (mVP-P)
1.5
300
250
200
150
5.00
4.98
4.96
4.94
100
4.92
50
4.90
±40
0
0
100
200
300
Load Current (mA)
DCP020505P
400
0
±20
20
40
60
Temperature (°C)
DCP020505P
(20 MHz Bandwidth)
80
100
75% Load Current
Figure 6-4. Output Voltage versus Temperature
Figure 6-3. Output AC Ripple versus Load Current
5.6
100
90
5.4
80
Output Voltage (V)
Efficiency (%)
70
60
50
40
30
20
5.2
5
4.8
4.6
10
4.4
0
0
A.
10
20
30
40
50
60
Load (%)
70
80
90
10
20
D021
DCP020505P
Figure 6-5. Efficiency versus Load
Copyright © 2020 Texas Instruments Incorporated
0
100
A.
DCP020505P
30
40
50
60
Load (%)
70
80
90
100
D022
Note: Operations under 10% Load
Figure 6-6. Load Regulation
Submit Document Feedback
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
7
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212, DCP021212D,
DCP021515, DCP022405, DCP022405D, DCP022415D
SBVS011N – MARCH 2000 – REVISED APRIL 2020
www.ti.com
3.8
100
90
80
3.6
Output Voltage (V)
Efficiency (%)
70
60
50
40
30
20
3.4
3.2
3
10
0
2.8
0
10
20
30
A.
40
50
60
Load (%)
70
80
90
100
0
10
20
30
40
D023
A.
DCP020503P
DCP020503P
Figure 6-7. Efficiency versus Load
50
60
Load (%)
70
80
90
100
D024
Note: Operations under 10% Load
Figure 6-8. Load Regulation
7.8
100
90
7.6
80
Output Voltage (V)
Efficiency (%)
70
60
50
40
30
7.4
7.2
7
6.8
20
6.6
10
0
6.4
0
10
20
30
A.
40
50
60
Load (%)
70
80
90
100
0
10
20
30
D001
A.
DCP020507P
DCP020507P
Figure 6-9. Efficiency versus Load
40
50
60
Load (%)
70
80
90
100
D002
Note: Operations under 10% Load
Figure 6-10. Load Regulation
9.75
100
90
9.5
80
Output Voltage (V)
Efficiency (%)
70
60
50
40
30
20
9.25
9
8.75
8.5
8.25
10
8
0
0
A.
10
20
30
40
50
60
Load (%)
70
80
90
DCP020509P
Figure 6-11. Efficiency versus Load
8
Submit Document Feedback
0
100
10
20
D003
A.
DCP020509P
30
40
50
60
Load (%)
70
80
90
100
D004
Note: Operations under 10% Load
Figure 6-12. Load Regulation
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212,
DCP021212D, DCP021515, DCP022405, DCP022405D, DCP022415D
SBVS011N – MARCH 2000 – REVISED APRIL 2020
100
16
90
15.5
80
15
70
14.5
Output Voltage (V)
Efficiency (%)
www.ti.com
60
50
40
30
+VOUT
-VOUT
14
13.5
13
12.5
20
12
10
11.5
11
0
0
10
20
30
A.
40
50
60
Load (%)
70
80
90
0
100
A.
DCP020515DP
20
30
DCP020515P
40
50
60
Load (%)
70
80
90
100
D006
Note: Operations under 10% Load
Figure 6-14. Load Regulation
Figure 6-13. Efficiency versus Load
100
5.35
90
5.3
80
5.25
Output Voltage (V)
70
Efficiency (%)
10
D005
60
50
40
30
5.2
5.15
5.1
5.05
20
5
10
4.95
0
0
10
20
30
A.
40
50
60
Load (%)
70
80
90
0
100
20
30
DCP021205P
DCP021205P
40
50
60
Load (%)
70
80
90
100
D020
Note: Operations under 10% Load
Figure 6-16. Load Regulation
Figure 6-15. Efficiency versus Load
100
12.6
90
12.5
80
12.4
Output Voltage (V)
70
Efficiency (%)
10
D019
60
50
40
30
12.3
12.2
12.1
12
20
11.9
10
11.8
0
0
A.
10
20
30
40
50
60
Load (%)
70
80
90
DCP021212P
Figure 6-17. Efficiency versus Load
Copyright © 2020 Texas Instruments Incorporated
0
100
10
20
D007
A.
DCP021212P
30
40
50
60
Load (%)
70
80
90
100
D008
Note: Operations under 10% Load
Figure 6-18. Load Regulation
Submit Document Feedback
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
9
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212, DCP021212D,
DCP021515, DCP022405, DCP022405D, DCP022415D
SBVS011N – MARCH 2000 – REVISED APRIL 2020
www.ti.com
12.6
100
90
+VOUT
-VOUT
12.4
80
Output Voltage (V)
Efficiency (%)
70
60
50
40
30
20
12.2
12
11.8
11.6
11.4
10
11.2
0
0
10
20
30
A.
40
50
60
Load (%)
70
80
90
0
100
10
20
30
40
D009
A.
DCP021212DP
DCP021212DP
50
60
Load (%)
70
80
90
100
D010
Note: Operations under 10% Load
Figure 6-20. Load Regulation
Figure 6-19. Efficiency versus Load
16.2
100
90
16
80
Output Voltage (V)
Efficiency (%)
70
60
50
40
30
20
15.8
15.6
15.4
15.2
15
10
14.8
0
0
10
20
30
A.
40
50
60
Load (%)
70
80
90
0
100
10
20
30
40
D011
A.
DCP021515P
DCP021515P
50
60
Load (%)
70
80
90
100
D012
Note: Operations under 10% Load
Figure 6-22. Load Regulation
Figure 6-21. Efficiency versus Load
5.35
100
90
5.3
80
Output Voltage (V)
Efficiency (%)
70
60
50
40
30
20
5.25
5.2
5.15
5.1
5.05
10
5
0
0
A.
10
20
30
40
50
60
Load (%)
70
80
90
DCP022405P
Figure 6-23. Efficiency versus Load
10
Submit Document Feedback
0
100
10
20
D013
A.
DCP022405P
30
40
50
60
Load (%)
70
80
90
100
D014
Note: Operations under 10% Load
Figure 6-24. Load Regulation
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212,
DCP021212D, DCP021515, DCP022405, DCP022405D, DCP022415D
www.ti.com
SBVS011N – MARCH 2000 – REVISED APRIL 2020
5.2
100
90
+VOUT
-VOUT
5.1
80
Output Voltage (V)
Efficiency (%)
70
60
50
40
30
5
4.9
4.8
4.7
20
4.6
10
0
4.5
0
10
20
30
A.
40
50
60
Load (%)
70
80
90
100
0
10
20
30
D015
A.
DCP022405DP
DCP022405DP
Figure 6-25. Efficiency versus Load
40
50
60
Load (%)
70
80
100
D016
Note: Operations under 10% Load
Figure 6-26. Load Regulation
15.6
100
+VOUT
-VOUT
90
15.4
80
Output Voltage (V)
70
Efficiency (%)
90
60
50
40
30
20
15.2
15
14.8
14.6
10
14.4
0
0
A.
10
20
30
40
50
60
Load (%)
70
80
90
DCP022415DP
Figure 6-27. Efficiency versus Load
Copyright © 2020 Texas Instruments Incorporated
0
100
10
20
30
D017
A.
DCP022415DP
40
50
60
Load (%)
70
80
90
100
D018
Note: Operations under 10% Load
Figure 6-28. Load Regulation
Submit Document Feedback
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
11
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212, DCP021212D,
DCP021515, DCP022405, DCP022405D, DCP022415D
SBVS011N – MARCH 2000 – REVISED APRIL 2020
www.ti.com
7 Detailed Description
7.1 Overview
The DCP02 offers up to 2 W of isolated, unregulated output power from a 5-V, 12-V, 15-V, or 24-V input source
with a typical efficiency of up to 89%. This efficiency is achieved through highly integrated packaging technology
and the implementation of a custom power stage and control device. The DCP02 devices are specified for
operational isolation only. The circuit design uses an advanced BiCMOS and DMOS process.
7.2 Functional Block Diagrams
SYNC
Oscillator
800 kHz
+VOUT
Divide-by-2
Reset
Watchdog
Startup
Power
Stage
–VOUT
PSU Thermal
Shutdown
+VS
Power Controller
–VS
Figure 7-1. Single Output Device
SYNC
Oscillator
800 kHz
+VOUT
Divide-by-2
Reset
Watchdog
Startup
Power
Stage
COM
–VOUT
PSU Thermal
Shutdown
+VS
Power Controller
–VS
Figure 7-2. Dual Output Device
12
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212,
DCP021212D, DCP021515, DCP022405, DCP022405D, DCP022415D
www.ti.com
SBVS011N – MARCH 2000 – REVISED APRIL 2020
7.3 Feature Description
7.3.1 Isolation
Underwriters Laboratories, UL™ defines several classes of isolation that are used in modern power supplies.
Safety extra low voltage (SELV) is defined by UL (UL1950 E199929) as a secondary circuit which is so
designated and protected that under normal and single fault conditions the voltage between any two accessible
parts, or between an accessible part and the equipment earthing terminal for operational isolation does not
exceed steady state 42.5 V peak or 60 VDC for more than 1 second.
7.3.1.1 Operation or Functional Isolation
Operational or functional isolation is defined by the use of a high-potential (hipot) test only. Typically, this
isolation is defined as the use of insulated wire in the construction of the transformer as the primary isolation
barrier. The hipot one-second duration test (dielectric voltage, withstand test) is a production test used to verify
that the isolation barrier is functioning. Products with operational isolation should never be used as an element in
a safety-isolation system.
7.3.1.2 Basic or Enhanced Isolation
Basic or enhanced isolation is defined by specified creepage and clearance limits between the primary and
secondary circuits of the power supply. Basic isolation is the use of an isolation barrier in addition to the
insulated wire in the construction of the transformer. Input and output circuits must also be physically separated
by specified distances.
7.3.1.3 Continuous Voltage
For a device that has no specific safety agency approvals (operational isolation), the continuous voltage that can
be applied across the part in normal operation is less than 42.5 VRMS or 60 VDC. Ensure that both input and
output voltages maintain normal SELV limits. The isolation test voltage represents a measure of immunity to
transient voltages.
WARNING
Do not use the device as an element of a safety isolation system that exceeds the SELV limit.
If the device is expected to function correctly with more than 42.5 VRMS or 60 VDC applied continuously across
the isolation barrier, then the circuitry on both sides of the barrier must be regarded as operating at an unsafe
voltage, and further isolation or insulation systems must form a barrier between these circuits and any useraccessible circuitry according to safety standard requirements.
7.3.1.4 Isolation Voltage
Hipot test, flash-tested, withstand voltage, proof voltage, dielectric withstand voltage, and isolation test voltage
are all terms that relate to the same thing: a test voltage applied for a specified time across a component
designed to provide electrical isolation to verify the integrity of that isolation. TI’s DCP02 series of dc-dc
converters are all 100% production tested at 1.0 kVAC for one second.
7.3.1.5 Repeated High-Voltage Isolation Testing
Repeated high-voltage isolation testing of a barrier component can degrade the isolation capability, depending
on materials, construction, and environment. The DCP02 series of dc-dc converters have toroidal, enameled,
wire isolation transformers with no additional insulation between the primary and secondary windings. While a
device can be expected to withstand several times the stated test voltage, the isolation capability depends on
the wire insulation. Any material, including this enamel (typically polyurethane), is susceptible to eventual
chemical degradation when subject to very-high applied voltages. Therefore, strictly limit the number of highvoltage tests and repeated high-voltage isolation testing. However, if it is absolutely required, reduce the voltage
by 20% from specified test voltage with a duration limit of one second per test.
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
13
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212, DCP021212D,
DCP021515, DCP022405, DCP022405D, DCP022415D
SBVS011N – MARCH 2000 – REVISED APRIL 2020
www.ti.com
7.3.2 Power Stage
The DCP02 series of devices use a push-pull, center-tapped topology. The DCP02 devices switch at 400 kHz
(divide-by-2 from an 800-kHz oscillator).
7.3.3 Oscillator And Watchdog Circuit
The onboard, 800-kHz oscillator generates the switching frequency via a divide-by-2 circuit. The oscillator can be
synchronized to other DCP02-series device circuits or an external source, and is used to minimize system noise.
A watchdog circuit checks the operation of the oscillator circuit. The oscillator can be disabled by pulling the
SYNC pin low. When the SYNC pin goes low, the output pins transition into tri-state mode, which occurs within
2 μs.
7.3.4 Thermal Shutdown
The DCP02 series of devices are protected by a thermal-shutdown circuit.
If the on-chip temperature rises above 150°C, the device shuts down. Normal operation resumes as soon as the
temperature falls below 150°C.
7.3.5 Synchronization
In the event that more than one DC/DC converter is needed onboard, beat frequencies and other electrical
interference can be generated. This interference occurs because of the small variations in switching frequencies
between the DC/DC converters.
The DCP02 series of devices overcome this interference by allowing devices to be synchronized to one another.
Up to eight devices can be synchronized by connecting the SYNC pins together, taking care to minimize the
capacitance of tracking. Stray capacitance (greater than 3 pF) has the effect of reducing the switching frequency,
or even stopping the oscillator circuit. The maximum recommended voltage applied to the SYNC pin is 3.0 V.
For an application that uses more than eight synchronized devices use an external device to drive the SYNC
pins. The application report External Synchronization of the DCP01/02 Series of DC/DC Converters describes
this configuration.
Note
During the start-up period, all synchronized devices draw maximum current from the input
simultaneously. If the input voltage falls below approximately 4 V, the devices may not start up.
A 2.2-μF capacitor should be connected close to each device's input pin.
7.3.6 Light Load Operation (< 10%)
Operation below 10% load can cause the output voltage to increase up to double the typical output voltage. For
applications that operate less than 10% of rated output current, it is recommended to add a minimum load to
ensure the output voltage of the device is within the load regulation range. For example, connect a 125-Ω preload resistor to meet the 10% minimum load condition for the DCP020505P.
7.3.7 Load Regulation (10% to 100%)
The load regulation of the DCP02 series of devices is specified at 10% to 100% load placing a minimum 10%
load will ensure the output voltage is within the range specified in the Section 6.5 table. For more information
regarding operation below 10% load, see the Section 7.3.6 section.
7.3.8 Construction
The basic construction of the DCP02 series of devices is the same as standard integrated circuits. The molded
package contains no substrate. The DCP02 series of devices are constructed using an IC, rectifier diodes, and a
wound magnetic toroid on a leadframe. Because the package contains no solder, the devices do not require any
special printed circuit board (PCB) assembly processing. This architecture results in an isolated DC/DC
converter with inherently high reliability.
14
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
www.ti.com
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212,
DCP021212D, DCP021515, DCP022405, DCP022405D, DCP022415D
SBVS011N – MARCH 2000 – REVISED APRIL 2020
7.3.9 Thermal Management
Due to the high power density of this device, it is advisable to provide ground planes on the input and output.
7.3.10 Power-Up Characteristics
The DCP02 series of devices do not include a soft-start feature. Therefore, a high in-rush current during power
up is expected. To ensure a more stable start-up, allow the input voltage to be in regulation before enabling the
device. Refer to the Section 7.4.1 section on how to disable/enable the device. Figure 7-6 shows the typical
start-up waveform for a DCP020505P when enabled after the input voltage is in regulation. Figure 7-3 shows the
typical start-up waveform for a DCP020505P, operating from a 5-V input with no load on the output. Figure 7-4
shows the start-up waveform for a DCP020505P starting up into a 10% load. Figure 7-5 shows the start-up
waveform into a full (100%) load.
Figure 7-3. DCP020505P Start-Up at No Load
Figure 7-4. DCP020505P Start-Up at 10% Load
Figure 7-5. DCP020505P Start-Up at 100% Load
Figure 7-6. DCP020505P Enable Start-Up at 100%
Load
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
15
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212, DCP021212D,
DCP021515, DCP022405, DCP022405D, DCP022415D
SBVS011N – MARCH 2000 – REVISED APRIL 2020
www.ti.com
7.4 Device Functional Modes
7.4.1 Disable/Enable (SYNC pin)
Any of the DCP02 series devices can be disabled or enabled by driving the SYNC pin using an open drain
CMOS gate. If the SYNC pin is pulled low, the DCP02 becomes disabled. The disable time depends upon the
external loading. The internal disable function is implemented in 2 μs. Removal of the pull down causes the
DCP02 to be enabled.
Capacitive loading on the SYNC pin should be minimized (≤ 3 pF) in order to prevent a reduction in the oscillator
frequency. The application report External Synchronization of the DCP01/02 Series of DC/DC Converters
describes disable/enable control circuitry.
7.4.2 Decoupling
7.4.2.1 Ripple Reduction
The high switching frequency of 400 kHz allows simple filtering. To reduce ripple, it is recommended that a
minimum of 1-μF capacitor be used on the VOUT pin. For dual output devices, decouple both of the outputs to the
COM pin. A 2.2-μF capacitor on the input is also recommended.
7.4.2.2 Connecting the DCP02 in Series
Multiple DCP02 isolated 2W DC/DC converters can be connected in series to provide non-standard voltage rails.
This configuration is possible by using the floating outputs provided by the galvanic isolation of the DCP02.
Connect the +VOUT from one DCP02 to the –VOUT of another (see Figure 7-7). If the SYNC pins are tied
together, the self-synchronization feature of the DCP02 prevents beat frequencies on the voltage rails. The
SYNC feature of the DCP02 allows easy series connection without external filtering, thus minimizing cost.
The outputs of a dual-output DCP02 can also be connected in series to provide two times the magnitude of
VOUT, as shown in Figure 7-8. For example, connect a dual-output, 15-V, DCP022415D device to provide a 30-V
rail.
All 5-V, 12-V, and 15-V input voltage designs require a 2.2-μF, low-ESR ceramic input capacitor, while 24-V input
applications require only 0.47 μF of input capacitance.
VIN
+VS
CIN
SYNC
CIN
+VOUT1
DCP
COUT
1.0 µF
02
–VS
–VOUT1
VS
+VOUT2
SYNC
DCP
–VS
VOUT1
+
VOUT2
COUT
1.0 µF
02
–VOUT2
Figure 7-7. Multiple DCP02 Devices Connected in Series
VIN
+VS
CIN
+VOUT
DCP
–VS
02
+VOUT
COUT
1.0 µF
–VOUT
–VOUT
COUT
1.0 µF
COM
Figure 7-8. Dual Output Devices Connected in Series
16
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212,
DCP021212D, DCP021515, DCP022405, DCP022405D, DCP022415D
www.ti.com
SBVS011N – MARCH 2000 – REVISED APRIL 2020
7.4.2.3 Connecting the DCP02 in Parallel
If the output power from one DCP02 is not sufficient, it is possible to parallel the outputs of multiple DCP02s, as
shown in Figure 7-9, (applies to single output devices only). The SYNC feature allows easy synchronization to
prevent power-rail beat frequencies at no additional filtering cost.
All 5-V, 12-V, and 15-V input voltage designs require a 2.2-μF, low-ESR, ceramic input capacitor, while 24-V
input applications require only 0.47 μF of input capacitance.
VIN
+VS
SYNC
CIN
+VOUT1
DCP
02
–VS
COUT
1.0 µF
–VOUT1
2 × Power Out
+VS
CIN
SYNC
–VS
+VOUT2
DCP
COUT
1.0 µF
02
–VOUT2
GND
Figure 7-9. Multiple DCP02 Devices Connected in Parallel
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
17
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212, DCP021212D,
DCP021515, DCP022405, DCP022405D, DCP022415D
SBVS011N – MARCH 2000 – REVISED APRIL 2020
www.ti.com
Application and Implementation
Note
Information in the following applications sections is not part of the TI component specification, and TI
does not warrant its accuracy or completeness. TI’s customers are responsible for determining
suitability of components for their purposes. Customers should validate and test their design
implementation to confirm system functionality.
8.1 Application Information
8.2 Typical Application
VIN
+VOUT
+VS
CIN
2.2 µF
SYNC
DCP02
+VOUT
COUT
1.0 µF
–VS
–VOUT
–VOUT
Figure 8-1. Typical DCP020505 Application
8.2.1 Design Requirements
For this design example, use the parameters listed in Table 8-1 and follow the design procedures shown in the
Section 8.2.2.
Table 8-1. Design Example Parameters
VALU
E
UNIT
V(+VS) Input voltage
5
V
V(+VOU
5
V
PARAMETER
T)
Output voltage
IOUT
Output current rating
400
mA
fSW
Operating frequency
400
kHz
8.2.2 Detailed Design Procedure
8.2.2.1 Input Capacitor
For all 5-V, 12-V, and 15-V input voltage designs, select a 2.2-μF low-ESR ceramic input capacitor to ensure a
good startup performance. 24-V input applications require only 0.47-μF of input capacitance.
8.2.2.2 Output Capacitor
For any DCP02 design, select a 1.0-μF low-ESR ceramic output capacitor to reduce output ripple.
8.2.2.3 SYNC Pin
In a stand-alone application, leave the SYNC pin floating.
18
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212,
DCP021212D, DCP021515, DCP022405, DCP022405D, DCP022415D
www.ti.com
SBVS011N – MARCH 2000 – REVISED APRIL 2020
8.2.3 DCP020505 Application Curves
5.6
100
90
5.4
80
Output Voltage (V)
Efficiency (%)
70
60
50
40
30
20
5.2
5
4.8
4.6
10
0
4.4
0
10
20
A.
30
40
50
60
Load (%)
70
80
90
100
0
10
20
30
D021
A.
DCP020505P
DCP020505P
Figure 8-2. Efficiency versus Load
40
50
60
Load (%)
70
80
90
100
D022
Note: Operations under 10% Load
Figure 8-3. Load Regulation
8.2.4 PCB Design
The copper losses (resistance and inductance) can be minimized by the use of mutual ground and power planes
(tracks) where possible. If that is not possible, use wide tracks to reduce the losses. If several devices are being
powered from a common power source, a star-connected system for the track must be deployed; devices must
not be connected in series, as this will cascade the resistive losses. The position of the decoupling capacitors is
important. They must be as close to the devices as possible in order to reduce losses. See the PCB Layout
section for more details.
8.2.5 Decoupling Ceramic Capacitors
Capacitor Impedance (Ÿ )
All capacitors have losses because of internal equivalent series resistance (ESR), and to a lesser degree,
equivalent series inductance (ESL). Values for ESL are not always easy to obtain. However, some
manufacturers provide graphs of frequency versus capacitor impedance. These graphs typically show the
capacitor impedance falling as frequency is increased (as shown in Figure 8-4). In Figure 8-4, XC is the
reactance due to the capacitance, X L is the reactance due to the ESL, and f0 is the resonant frequency. As the
frequency increases, the impedance stops decreasing and begins to rise. The point of minimum impedance
indicates the resonant frequency of the capacitor. This frequency is where the components of capacitance and
inductance reactance are of equal magnitude. Beyond this point, the capacitor is not effective as a capacitor.
Z
XC
XL
0
Frequency (Hz)
f0
Figure 8-4. Capacitor Impedance versus Frequency
At f0, XC = XL; however, there is a 180° phase difference resulting in cancellation of the imaginary component.
The resulting effect is that the impedance at the resonant point is the real part of the complex impedance;
namely, the value of the ESR. The resonant frequency must be well above the 800-kHz switching frequency of
the DCP and DCVs.
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
19
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212, DCP021212D,
DCP021515, DCP022405, DCP022405D, DCP022415D
SBVS011N – MARCH 2000 – REVISED APRIL 2020
www.ti.com
The effect of the ESR is to cause a voltage drop within the capacitor. The value of this voltage drop is simply the
product of the ESR and the transient load current, as shown in Equation 1.
VIN = VPK – (ESR × ITR)
(1)
where
•
•
•
VIN is the voltage at the device input
VPK is the maximum value of the voltage on the capacitor during charge
ITR is the transient load current
The other factor that affects the performance is the value of the capacitance. However, for the input and the full
wave outputs (single-output voltage devices), ESR is the dominant factor.
8.2.6 Input Capacitor and the Effects of ESR
If the input decoupling capacitor is not ceramic (and has an ESR greater than 20 mΩ), then at the instant the
power transistors switch on, the voltage at the input pins falls momentarily. If the voltage falls below
approximately 4 V, the DCP detects an undervoltage condition and switches the DCP drive circuits to the off
state. This detection is carried out as a precaution against a genuine low input voltage condition that could slow
down or even stop the internal circuits from operating correctly. A slow-down or stoppage results in the drive
transistors being turned on too long, causing saturation of the transformer and destruction of the device.
Following detection of a low input voltage condition, the device switches off the internal drive circuits until the
input voltage returns to a safe value, at which time the device tries to restart. If the input capacitor is still unable
to maintain the input voltage, shutdown recurs. This process repeats until the input capacitor charges sufficiently
to start the device correctly.
Normal start-up should occur in approximately 1 ms after power is applied to the device. If a considerably longer
start-up duration time is encountered, it is likely that either (or both) the input supply or the capacitors are not
performing adequately.
For 5-V to 15-V input devices, a 2.2-μF, low-ESR ceramic capacitor ensures a good start-up performance. For
24-V input voltage devices, 0.47 μF ceramic capacitors are recommended. Tantalum capacitors are not
recommended, since most do not have low-ESR values and will degrade performance. If tantalum capacitors
must be used, close attention must be paid to both the ESR and voltage as derated by the vendor.
Note
During the start-up period, these devices may draw maximum current from the input supply. If
the input voltage falls below approximately 4 V, the devices may not start up. Connect a 2.2-μF
ceramic capacitor close to the input pins.
8.2.7 Ripple and Noise
A good quality, low-ESR ceramic capacitor placed as close as practical across the input reduces reflected ripple
and ensures a smooth startup.
A good quality, low-ESR ceramic capacitor placed as close as practical across the rectifier output terminal and
output ground gives the best ripple and noise performance. See application report DC-to-DC Converter Noise
Reduction for more information on noise rejection.
8.2.7.1 Output Ripple Calculation Example
The following example shows that increasing the capacitance has a much smaller effect on the output ripple
voltage than does reducing the value of the ESR for the filter capacitor.
To calculate the output ripple for a DCP020505 device:
•
•
•
20
VOUT = 5 V
IOUT = 0.4 A
At full output power, the load resistor is 12.5 Ω
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212,
DCP021212D, DCP021515, DCP022405, DCP022405D, DCP022415D
www.ti.com
•
•
SBVS011N – MARCH 2000 – REVISED APRIL 2020
Output capacitor of 1 μF, ESR of 0.1 Ω
Capacitor discharge time 1% of 800-kHz (ripple frequency)
tDIS = 0.0125 μs
τ = C × RLOAD
τ = 1 × 10-6 × 12.5 = 12.5 μs
VDIS = VO(1 – EXP(–tDIS / τ))
VDIS = 5 mV
By contrast, the voltage dropped because of ESR:
VESR = ILOAD × ESR
VESR = 40 mV
Ripple voltage = 45 mV
8.2.8 Dual DCP02 Output Voltage
The voltage output for dual DCP02 devices is half wave rectified; therefore, the discharge time is 1.25 μs.
Repeating the above calculations using the 100% load resistance of 25 Ω (0.2 A per output), the results are:
τ = 25 μs
tDIS = 1.25 μs
VDIS = 244 mV
VESR = 20 mV
Ripple Voltage = 266 mV
This time, it is the capacitor discharging that contributes to the largest component of ripple. Changing the output
filter to 10 μF, and repeating the calculations, the result is:
Ripple Voltage = 45 mV
This value is composed of almost equal components.
The previous calculations are offered as a guideline only. Capacitor parameters usually have large tolerances
and can be susceptible to environmental conditions.
8.2.9 Optimizing Performance
Optimum performance can only be achieved if the device is correctly supported. The very nature of a switching
converter requires power to be instantly available when it switches on. If the converter has DMOS switching
transistors, the fast edges will create a high current demand on the input supply. This transient load placed on
the input is supplied by the external input decoupling capacitor, thus maintaining the input voltage. Therefore, the
input supply does not see this transient (this is an analogy to high-speed digital circuits). The positioning of the
capacitor is critical and must be placed as close as possible to the input pins and connected by a low-impedance
path.
The optimum performance primarily depends on two factors:
•
•
Connection of the input and output circuits for minimal loss.
The ability of the decoupling capacitors to maintain the input and output voltages at a constant level.
Power Supply Recommendations
The DCP02 is a switching power supply, and as such can place high peak current demands on the input supply.
In order to avoid the supply falling momentarily during the fast switching pulses, ground and power planes must
be used to connect the power to the input of DCP02. If this connection is not possible, then the supplies must be
connected in a star formation with the traces made as wide as possible.
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
21
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212, DCP021212D,
DCP021515, DCP022405, DCP022405D, DCP022415D
SBVS011N – MARCH 2000 – REVISED APRIL 2020
www.ti.com
8 Layout
8.1 Layout Guidelines
Due to the high power density of these devices, provide ground planes on the input and output.
Figure 8-4 and Figure 8-2 illustrate a printed circuit board (PCB) layout for the two conventional (DCP01/02,
DCV01), and two SOP surface-mount packages (DCP02U). Figure 8-1 shows the schematic.
Including input power and ground planes provides a low-impedance path for the input power. For the output, the
COM signal connects via a ground plane, while the connections for the positive and negative voltage outputs
conduct through wide traces in order to minimize losses.
The output should be taken from the device using ground and power planes, thereby ensuring minimum losses.
The location of the decoupling capacitors in close proximity to their respective pins ensures low losses due to the
effects of stray inductance, thus improving the ripple performance. This location is of particular importance to the
input decoupling capacitor, because this capacitor supplies the transient current associated with the fast
switching waveforms of the power drive circuits.
Allow the unused SYNC pin, to remain configured as a floating pad. It is advisable to place a guard ring
(connected to input ground) or annulus connected around this pin to avoid any noise pick up. When connecting a
SYNC pin to one or more SYNC design the linking trace to be short and narrow to avoid stray capacitance.
Ensure that no other trace is in close proximity to this trace SYNC trace to decrease the stray capacitance on
this pin. The stray capacitance affects the performance of the oscillator.
8.2 Layout Example
CON1
VS1
1
+VS SYNC 14
CON3
JP1
VS3
1
C1
+VS SYNC 28
JP1
C11
NC 27
0V1
2
0V3
–VS
DCP02xxxxP
+V1
6
C3
C2-1
+VOUT
+V3
C2
–VS
3
–VS
C12
R5
5
COM1
C5
C4-1
NC 26
13 +VOUT
C13
R1
2
DCP02xxxxU
COM
12 COM
C4
COM3
C14
R2
C15
R6
– V1
7
–VOUT
– V3
14 –VOUT
CON2
VS2
1
+VS SYNC 14
CON4
JP2
VS4
1
C6
+VS SYNC 28
JP2
C16
NC 27
0V2
2
–VS
0V4
DCP02xxxxP
+V2
6
C8
C7-1
+VOUT
C7
+V4
COM2
C10
C9-1
12 COM
COM4
R4
C20
C19
R8
– V2
7
–VOUT
Figure 8-1. PCB Schematic, P Package
22
NC 26
DCP02xxxxU
COM
C9
–VS
C18
R7
5
–VS
3
13 +VOUT
C17
R3
2
Submit Document Feedback
– V4
14 –VOUT
Figure 8-2. PCB Schematic, U Package
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
www.ti.com
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212,
DCP021212D, DCP021515, DCP022405, DCP022405D, DCP022415D
SBVS011N – MARCH 2000 – REVISED APRIL 2020
Figure 8-3. PCB Layout Example, Component-Side View
Figure 8-4. PCB Layout Example, Non-Component-Side View
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
23
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212, DCP021212D,
DCP021515, DCP022405, DCP022405D, DCP022415D
SBVS011N – MARCH 2000 – REVISED APRIL 2020
www.ti.com
9 Device and Documentation Support
9.1 Device Support
9.1.1 Device Nomenclature
DCP02
05
03
(D)
(P)
Basic model number: 2-W product
Voltage input:
5, 12,15, or 24
Voltage output:
3, 5, 7, 9 or 15
Output type:
S (single) or D (dual)
Package code:
P = 7-pin PDIP (NVA package)
U = 12-pin SOP (DVB package)
Figure 9-1. Supplemental Ordering Information
9.2 Documentation Support
9.2.1 Related Documentation
•
•
•
Texas Instruments, DC-to-DC Converter Noise Reduction
Texas Instruments, External Synchronization of the DCP01/02 Series of DC/DC Converters
Texas Instruments, Optimizing Performance of the DCP01/02 Series of DC/DC Converters
9.3 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
24
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
DCP020503, DCP020505, DCP020507, DCP020509, DCP020515D, DCP021205, DCP021212,
DCP021212D, DCP021515, DCP022405, DCP022405D, DCP022415D
www.ti.com
SBVS011N – MARCH 2000 – REVISED APRIL 2020
9.4 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 9-1. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
DCP020503
Click here
Click here
Click here
Click here
Click here
DCP020505
Click here
Click here
Click here
Click here
Click here
DCP020507
Click here
Click here
Click here
Click here
Click here
DCP020509
Click here
Click here
Click here
Click here
Click here
DCP020515D
Click here
Click here
Click here
Click here
Click here
DCP021205
Click here
Click here
Click here
Click here
Click here
DCP021212
Click here
Click here
Click here
Click here
Click here
DCP021212D
Click here
Click here
Click here
Click here
Click here
DCP021515
Click here
Click here
Click here
Click here
Click here
DCP022405
Click here
Click here
Click here
Click here
Click here
DCP022405D
Click here
Click here
Click here
Click here
Click here
DCP022415D
Click here
Click here
Click here
Click here
Click here
9.5 Trademarks
Underwriters Laboratories, UL™ is a trademark of UL LLC.
TI E2E™ is a trademark of Texas Instruments Incorporated.
All other trademarks are the property of their respective owners.
9.6 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on
Subscribe to updates to register and receive a weekly digest of any product information that has changed. For
change details, review the revision history included in any revised document.
9.7 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.
9.8 Glossary
TI Glossary
This glossary lists and explains terms, acronyms, and definitions.
Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 2020 Texas Instruments Incorporated
Submit Document Feedback
Product Folder Links: DCP020503 DCP020505 DCP020507 DCP020509 DCP020515D DCP021205
DCP021212 DCP021212D DCP021515 DCP022405 DCP022405D DCP022415D
25
PACKAGE OPTION ADDENDUM
www.ti.com
14-Oct-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
(3)
Device Marking
Samples
(4/5)
(6)
DCP020503P
ACTIVE
PDIP
NVA
7
25
RoHS &
Non-Green
NIPDAU
N / A for Pkg Type
-40 to 85
DCP020503P
Samples
DCP020503U
ACTIVE
SOP
DVB
12
28
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP020503U
Samples
DCP020505P
ACTIVE
PDIP
NVA
7
25
RoHS &
Non-Green
NIPDAU
N / A for Pkg Type
-40 to 85
DCP020505P
Samples
DCP020505U
ACTIVE
SOP
DVB
12
28
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP020505U
Samples
DCP020505U/1K
ACTIVE
SOP
DVB
12
1000
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP020505U
Samples
DCP020505UE4
ACTIVE
SOP
DVB
12
28
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP020505U
Samples
DCP020507P
ACTIVE
PDIP
NVA
7
25
RoHS &
Non-Green
NIPDAU
N / A for Pkg Type
-40 to 85
DCP020507P
Samples
DCP020507U
ACTIVE
SOP
DVB
12
28
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP020507U
Samples
DCP020507U/1K
ACTIVE
SOP
DVB
12
1000
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP020507U
Samples
DCP020509P
ACTIVE
PDIP
NVA
7
25
RoHS &
Non-Green
NIPDAU
N / A for Pkg Type
-40 to 85
DCP020509P
Samples
DCP020509U
ACTIVE
SOP
DVB
12
28
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP020509U
Samples
DCP020515DP
ACTIVE
PDIP
NVA
7
25
RoHS &
Non-Green
NIPDAU
N / A for Pkg Type
-40 to 85
DCP020515DP
Samples
DCP020515DU
ACTIVE
SOP
DVB
12
28
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP020515DU
Samples
DCP020515DU/1K
ACTIVE
SOP
DVB
12
1000
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP020515DU
Samples
DCP021205P
ACTIVE
PDIP
NVA
7
25
RoHS &
Non-Green
NIPDAU
N / A for Pkg Type
-40 to 85
DCP021205P
Samples
DCP021205U
ACTIVE
SOP
DVB
12
28
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP021205U
Samples
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
14-Oct-2022
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
(3)
Device Marking
Samples
(4/5)
(6)
DCP021205U/1K
ACTIVE
SOP
DVB
12
1000
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP021205U
Samples
DCP021212DP
ACTIVE
PDIP
NVA
7
25
RoHS &
Non-Green
NIPDAU
N / A for Pkg Type
-40 to 85
DCP021212DP
Samples
DCP021212DU
ACTIVE
SOP
DVB
12
28
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP021212DU
Samples
DCP021212DU/1K
ACTIVE
SOP
DVB
12
1000
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP021212DU
Samples
DCP021212P
ACTIVE
PDIP
NVA
7
25
RoHS &
Non-Green
NIPDAU
N / A for Pkg Type
-40 to 85
DCP021212P
Samples
DCP021212U
ACTIVE
SOP
DVB
12
28
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP021212U
Samples
DCP021212U/1K
ACTIVE
SOP
DVB
12
1000
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP021212U
Samples
DCP021515P
ACTIVE
PDIP
NVA
7
25
RoHS &
Non-Green
NIPDAU
N / A for Pkg Type
-40 to 85
DCP021515P
Samples
DCP021515U
ACTIVE
SOP
DVB
12
28
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP021515U
Samples
DCP021515U/1K
ACTIVE
SOP
DVB
12
1000
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP021515U
Samples
DCP022405DP
ACTIVE
PDIP
NVA
7
25
RoHS &
Non-Green
NIPDAU
N / A for Pkg Type
-40 to 85
DCP022405DP
Samples
DCP022405DU
ACTIVE
SOP
DVB
12
28
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP022405DU
Samples
DCP022405P
ACTIVE
PDIP
NVA
7
25
RoHS &
Non-Green
NIPDAU
N / A for Pkg Type
-40 to 85
DCP022405P
Samples
DCP022405U
ACTIVE
SOP
DVB
12
28
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP022405U
Samples
DCP022415DP
ACTIVE
PDIP
NVA
7
25
RoHS &
Non-Green
NIPDAU
N / A for Pkg Type
-40 to 85
DCP022415DP
Samples
DCP022415DU
ACTIVE
SOP
DVB
12
28
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP022415DU
Samples
DCP022415DU/1K
ACTIVE
SOP
DVB
12
1000
RoHS &
Non-Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DCP022415DU
Samples
Addendum-Page 2
PACKAGE OPTION ADDENDUM
www.ti.com
14-Oct-2022
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
