Order
Now
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
DLPA2000 Power Management and LED/Lamp Driver IC
1 Features
•
1
•
•
•
•
•
•
•
•
•
•
•
High Efficiency RGB LED/Lamp Driver with BuckBoost DC-to-DC Converter, DMD Supplies, DPP
Core Supply, 1.8-V Load Switch, and
Measurement System in a Small Chip-Scale
Package
Three Low-Impedance (30 mΩ Typical at 27°C)
MOSFET Switches for Channel Selection
Independent, 10-Bit Current Control per Channel
750-mA Max LED Current for DLPA2000
Embedded Applications
On-Chip Motor Driver
DMD Regulators
– Requires Only a Single Inductor
– VOFS: 10 V
– VBIAS: 18 V
– VRST: –14 V
– Passive Discharge to GND When Disabled
DPP 1.1-V Core Supply
– Synchronous Step-Down Converter with
Integrated Switching FETs
– Supports up to 600-mA Output Current
VLED Buck Boost Converter
– Power Save Mode at Light Load Current
Low-Impedance Load Switch
– VIN Range from 1.8 V to 3.6 V
– Supports up to 200 mA of Current
– Passive Discharge to GND When Disabled
DMD Reset Signal Generation and Power Supply
Sequencing
33-MHz Serial Peripheral Interface (SPI)
Multiplexer for Measuring Analog Signals
– Battery Voltage
– LED Voltage, LED Current
– Light Sensor (for White Point Correction)
– Internal Reference Voltage
– External (Thermistor) Temperature Sensor
Monitoring and Protection Circuits
– Hot Die Warning and Thermal
– Low-Battery Warning
– Programmable Battery Undervoltage Lockout
(UVLO)
– Load Switch UVLO
– Overcurrent and Undervoltage Protection
DLPA2000 DSBGA Package
– 56-Ball 0.4-mm Pitch
– Die Size: 3.280 mm × 3.484 mm ± 0.03 mm
•
•
2 Applications
DLP™ Display Projector
DLP™ Mobile Sensing
3 Description
The DLPA2000 is a dedicated PMIC/RGB LED/lamp
driver for the DLP2010 and DLP2010NIR digital
micromirror devices (DMD) when used with a
DLPC3430, DLPC3435, or DLPC150 digital
controller. For reliable operation of these chipsets, it
is mandatory to use the DLPA2000.
Device Information(1)
PART NUMBER
PACKAGE
DLPA2000
DSBGA (56)
BODY SIZE (NOM)
3.28 mm × 3.48 mm ± 0.03
mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Figure 1. Simplified Schematic
BAT
±
Charger
+
DC_IN
2.3 to 5.5 V
Projector Module Electronics
DC Supplies
1.8 V
Other
Supplies
On/Off
VSPI
1.1 V
1.1 V
Reg
1.8 V
L3
SYSPWR
VDD
1.8 V
HDMI
VLED
HDMI
Receiver
PROJ_ON
L1
VGA
Triple
ADC
Keystone
Sensor
Front-End
Chip
- OSD
- AutoLock
- Scaler
-MicroController
FLASH,
SDRAM
GPIO_8 (Normal Park)
Cal data
(optional)
SPI_0
EEPROM
SPI_1
I2C_1
HOST_IRQ
DLPC3430/
DLPC3435
Parallel I/F
L2
FLASH
4
RED
GREEN
BLUE
RESETZ
INTZ
PARKZ
Current
Sense
DLPA2000
4
LED_SEL(2)
Keypad
1.8 V
PROJ_ON
CMP_PWM
BIAS, RST, OFS
3
WPC
Illumination
Optics
LABB
CMP_OUT
28
eDRAM
I2C
SD Card
Reader, and
so forth
(optional)
1.8 V
VCC_INTF
VCC_FLSH
1.1 V
TVP5151
Video
Decoder
CVBS
Thermistor
Sub-LVDS DATA
CTRL
VIO
VCORE
18
DLP2010
WVGA
(WVGA
DDR
DMD
DMD)
Spare R/W
GPIO
BT.656
Included in DLP® Chip Set
GND
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
Table of Contents
1
2
3
4
5
6
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
6.1
6.2
6.3
6.4
6.5
6.6
6.7
6.8
6.9
7
1
1
1
2
3
5
Absolute Maximum Ratings ...................................... 5
Storage Conditions.................................................... 5
ESD Ratings.............................................................. 5
Recommended Operating Conditions....................... 5
Thermal Information .................................................. 6
Electrical Characteristics........................................... 6
Motor Driver Timing Requirements ......................... 11
Data Transmission Timing Requirements............... 12
Typical Characteristics ............................................ 13
Detailed Description ............................................ 14
7.1 Overview ................................................................. 14
7.2 Functional Block Diagram ....................................... 15
7.3 Feature Description................................................. 16
7.4 Device Functional Modes........................................ 27
7.5 Register Maps ......................................................... 29
8
Application and Implementation ........................ 41
8.1 Application Information............................................ 41
8.2 Typical Projector Application .................................. 41
8.3 Typical Mobile Sensing Application ....................... 43
9 Power Supply Recommendations...................... 46
10 Layout................................................................... 47
10.1 Layout Guidelines ................................................. 47
10.2 Layout Example .................................................... 48
11 Device and Documentation Support ................. 49
11.1
11.2
11.3
11.4
11.5
11.6
Device Support ....................................................
Related Links ........................................................
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
49
49
49
49
50
50
12 Mechanical, Packaging, and Orderable
Information ........................................................... 51
4 Revision History
Changes from Revision A (August 2015) to Revision B
Page
•
Fixed body size dimension typo in Device Information, corrected 3.48 mm2 to 3.48 mm...................................................... 1
•
Added missing history tags to Revision A that were not listed............................................................................................... 1
•
Corrected package family to 'DSBGA' in Pin Functions Diagram, originally labeled as 'DSGBA' ......................................... 3
•
Added mechanical package designator YFF to Thermal Information .................................................................................... 6
•
Changed layout example to show correct image in Figure 46 ............................................................................................. 48
Changes from Original (June 2014) to Revision A
Page
•
Changed max current to 750 mA ........................................................................................................................................... 1
•
Added Mobile Sensing application ........................................................................................................................................ 1
•
Added typical Mobile sensing application ............................................................................................................................ 43
•
Updated the Power Supply Recommendations to remove information that did not apply to the DLPA2000 ..................... 46
2
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
5 Pin Configuration and Functions
YFF PACKAGE
56-PIN DSBGA
BOTTOM VIEW
H
SW6
RLIM
V6V
AOUT2
VINM
VINC
SWC
G
SW5
RLIM
RBOT_
K
AOUT1
BOUT2
VCORE
PGND
CM
F
SW4
RLIM_
K
LED_
SEL1
LED_
SEL0
BOUT1
LS_IN
LS_
OUT
E
VLED
VLED
SENS1
SENS2
PROJ_
ON
DGND
V2V5
D
L2
L2
VSPI
CMP_
OUT
PWM_
IN
AGND
VINA
C
PGNDL
PGNDL
SPI_
CLK
SPI_
CSZ
SPI_
DIN
SPI_
DOUT
VOFS
B
L1
L1
RESET
Z
INTZ
CNTR_
VRST
REF_
VRST
VBIAS
A
VINL
VINL
AGND1
VINR
SWN
PGNDR
SWP
1
2
3
4
5
6
7
Pin Functions
PIN
NAME
VINL
NUMBER
A1
A2
I/O
I
DESCRIPTION
Power supply input for VLED BUCK-BOOST power stage. Connect to system power.
AGND1
A3
GND
VINR
A4
I
Power supply input for DMD switch mode power supply (SMPS). Connect to system power.
SWN
A5
I
Connection for the DMD SMPS-inductor (high-side switch).
PGNDR
A6
GND
Power ground for DMD SMPS. Connect to ground plane.
SWP
A7
O
Connection for the DMD SMPS-inductor (low-side switch).
O
Connection for VLED BUCK-BOOST inductor.
L1
B1
B2
Analog ground. Connect to ground plane.
RESETZ
B3
O
Reset output to the DLP system (active low). Pin is held low to reset DLP system.
INTZ
B4
O
Interrupt output signal (open drain). Connect to pull-up resistor or short to ground.
CNTR_VRST
B5
O
Connection to VRST for fast discharge function.
REF_VRST
B6
I
Reference pin for the VRST regulator. Connect to VRST rail through 100-kΩ resistor.
VBIAS
B7
O
VBIAS output rail. Connect to ceramic capacitor.
PGNDL
C1
C2
GND
Power ground for VLED BUCK-BOOST. Connect to ground plane.
SPI_CLK
C3
I
Clock input for SPI interface.
SPI_CSZ
C4
I
SPI chip select (active low).
SPI_DIN
C5
I
SPI data input.
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
3
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
Pin Functions (continued)
PIN
NAME
NUMBER
I/O
DESCRIPTION
SPI_DOUT
C6
O
SPI data output.
VOFS
C7
O
VOFS output rail. Connect to ceramic capacitor.
I
Connection for VLED BUCK-BOOST inductor.
D1
L2
D2
VSPI
D3
I
Power supply input for SPI interface. Connect to system I/O voltage.
CMP_OUT
D4
O
Analog-comparator output.
PWM_IN
D5
I
Reference voltage input for analog comparator.
AGND
D6
GND
VINA
D7
POWER
E1
VLED
E2
Analog ground. Connect to ground plane.
Power supply input for sensitive analog circuitry.
O
VLED BUCK-BOOST converter output pin.
SENS1
E3
I
Input signal from light sensor.
SENS2
E4
I
Input signal from temperature sensor.
PROJ_ON
E5
I
Input signal to enable or disable the IC and DLP projector.
DGND
E6
GND
V2V5
E7
O
Internal supply filter pin for digital logic; typical 2.5 V.
SW4
F1
O
Low-side MOSFET switch for LED cathode. Connect to RGB LED assembly.
RLIM_K
F2
I
Kelvin sense connection to top side of LED current sense resistor.
For best accuracy, route this trace directly to the top of the current sense resistor and
separate it from the normal trace from the current sense resistor to the RLIM pins.
LED_SEL1
F3
I
Digital input to the RGB STROBE DECODER.
LED_SEL0
F4
I
Digital input to the RGB STROBE DECODER.
BOUT1
F5
O
Motor driver B phase output1.
LS_IN
F6
I
Load switch.
LS_OUT
F7
O
Load switch.
SW5
G1
O
Low-side MOSFET switch for LED cathode. Connect to RGB LED assembly.
RLIM
G2
O
Connection to LED ‘current sense’ resistor.
Bottom side of sense resistor is connected to GND.
RBOT_K
G3
I
Kelvin sense connection to ground side of LED current sense resistor.
AOUT1
G4
O
Motor driver A phase output1.
BOUT2
G5
O
Motor driver B phase output2.
VCORE
G6
I
VCORE BUCK converter feedback pin.
PGNDCM
G7
GND
SW6
H1
O
Low-side MOSFET switch for LED cathode. Connect to RGB LED assembly.
RLIM
H2
O
Connection to LED current sense resistor.
Bottom side of sense resistor is connected to GND.
V6V
H3
O
Internal supply filter pin for gate driver circuitry. Typical 6.25 V.
AOUT2
H4
O
Motor driver A phase output2.
VINM
H5
I
Power supply input for motor driver power stage. Connect to system power.
VINC
H6
I
Power supply input for VCORE BUCK power stage. Connect to system power.
SWC
H7
I/O
4
Digital ground. Connect to ground plane.
Power ground for VCORE BUCK and motor driver.
Connection for 1.1-V BUCK inductor.
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature (unless otherwise noted)
(1)
MIN
MAX
UNIT
–0.3
7
V
Ground pins to system ground
–0.3
0.3
V
Voltage at SWN
–18.0
7
V
Voltage at SWP, VBIAS
–0.3
20
V
Voltage at VOFS
–0.3
12
V
Voltage at V6V, VLED, L1, L2, SWC, SW4, SW5, SW6, INTZ, PROJ_ON
–0.3
7
V
Voltage at all pins, unless noted otherwise
–0.3
3.6
V
Input voltage at VINL, VINA, VINR, VINC, VINM
Source current RESETZ, CMP_OUT
Source current SPI_DOUT
Sink current RESETZ, CMP_OUT
Sink current SPI_DOUT, INTZ
Peak output current
(1)
mA
mA
1
mA
5.5
mA
Internally limited
Internally limited by thermal
shutdown
Continuous total power dissipation
TJ
1
5.5
Operating junction temperature
–30
150
°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
6.2 Storage Conditions
applicable before the DMD is installed in the final product.
MIN
MAX
UNIT
–65
150
°C
ENVIRONMENTAL
Tstg
DMD Storage Temperature
6.3 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)
±2000
Charged device model (CDM), per JEDEC specification JESD22-C101,
all pins (2)
±500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.4 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
Input voltage range at VINL, VINA, VINR, VINC,
VINM
MIN
NOM
MAX
Full functional and parametric performance
2.7
3.6
6
Extended operating range, limited parametric
performance
2.3
3.6
6
1.8
UNIT
V
Voltage range at VSPI
1.65
3.6
V
TA
Operational ambient temperature
–10
85
°C
TJ
Operational junction temperature
–10
120
°C
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
5
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
6.5 Thermal Information
DLPA2000
THERMAL METRIC (1)
UNIT
YFF (DSBGA)
56 PINS
Junction-to-ambient thermal resistance (2)
RθJA
(1)
(2)
45
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
Estimated when mounted on high K JEDEC board per JESD 51-7 with thickness of 1.6 mm, 4 layers, size of 76.2 mm × 114.3 mm, and
2-oz. copper for top and bottom plane. Actual thermal impedance will depend on PCB used in the application.
6.6 Electrical Characteristics
over operating free-air temperature range (unless otherwise noted) (see
PARAMETER
(1) (2)
)
TEST CONDITIONS
MIN
TYP
MAX
2.7
3.6
6
2.3
3.6
6
UNIT
SUPPLIES
INPUT VOLTAGE
Input voltage range
VI
Extended input voltage range (1)
VLOW_BAT
Vhys(UVLO)
VSTARTUP
VINA, VINR, VINL, VINC
Low-battery warning threshold
VINA falling
Hysteresis
VINA rising
Undervoltage lockout threshold
VINA falling (through 5-bit trim function)
Hysteresis
VINA rising
Startup voltage
VBIAS, VOFS, VRST; loaded with 2 mA
3
V
100
2.3
V
mV
4.5
100
V
mV
2.5
V
INPUT CURRENT
IQ
ACTIVE mode
ISTD
STANDBY mode
IIDLE
IDLE mode
Motor current excluded
15
mA
900
µA
10
µA
INTERNAL SUPPLIES
VV6V
Internal supply, analog
6.25
V
CLDO_V6V
Filter capacitor for V6V LDO
100
nF
VV2V5
Internal supply, logic
2.5
V
CLDO_V2V5
Filter capacitor for V2V5 LDO
2.2
µF
DMD REGULATOR
RDS(ON)
VFW
MOSFET ON-resistance
Forward voltage drop
Switch E (from VINR to SWN)
1000
Switch F (from SWP to PGNDR)
320
Switch G (2) (from SWP to VBIAS)
VINR = 5 V, VSWP = 2 V, IF = 100 mA
1.3
Switch H (from SWP to VOFS)
VINR = 5 V, VSWP = 2 V, IF = 100 mA
1.3
tDIS
Rail discharge time
VIN = 2.9 V; COUT = 110 nF
tPG
Power-good timeout
Not tested in production
ILIMIT
Switch current limit
L
Inductor value
mΩ
V
40
µs
6
ms
312
mA
10
µH
VOFS REGULATOR
Output voltage
10
DC output voltage accuracy
IOUT = 2 mA
DC load regulation
VIN = 3.6 V, IOUT = 0 to 2 mA
DC line regulation
VINA, VINL, VINR, VINC 2.7 to 6.0 V, IOUT =
2 mA
VRIPPLE
Output ripple
VIN = 3.6 V, IOUT = 2 mA, COUT = 440 nF (3)
IOUT
Output current
VOFS
(1)
(2)
(3)
6
–2%
0
V
2%
–19
V/A
35
mV/V
375
mVpp
3
mA
Fully functional but limited parametric performance
Including rectifying diode
To reduce ripple the COUT can be increased. VRIPPLE is inversely proportional to COUT.
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
Electrical Characteristics (continued)
over operating free-air temperature range (unless otherwise noted) (see (1)(2))
PARAMETER
TEST CONDITIONS
MIN
TYP
Power-good threshold
(fraction of nominal output
voltage)
VOFS rising
86%
PG
VOFS falling
66%
RDIS
Output discharge resistor
Active when rail is disabled
COUT
Output capacitor
Recommended value (output capacitors for
VOFS/VBIAS must be equal)
110
tDISCHARGE < 40 µs at 2.9 V
100
MAX
100
Ω
220
nF
110
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
UNIT
nF
7
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
Electrical Characteristics (continued)
over operating free-air temperature range (unless otherwise noted) (see (1)(2))
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VBIAS REGULATOR
Output voltage
18
DC output voltage accuracy
IOUT = 2 mA
DC load regulation
VIN = 3.6 V, IOUT = 0 to 2 mA
DC line regulation
VINA, VINL, VINR, VINC 2.7 to 6 V,
IOUT = 2 mA
VRIPPLE
Output ripple
VIN = 3.6 V, IOUT = 2 mA, COUT = 440 nF
(see (3))
IOUT
Output current
VBIAS rising
86%
PG
Power-good threshold
(fraction of nominal output
voltage)
VBIAS falling
66%
RDIS
Output discharge resistor
Active when rail is disabled
Output capacitor
Recommended value (output capacitors for
VOFS / VBIAS must be equal)
110
tDISCHARGE < 40 µs at 2.9 V
100
VBIAS
COUT
–2%
V
2%
–14
V/A
18
mV/V
375
mVpp
0
4
100
mA
Ω
220
nF
110
VRST REGULATOR
Output voltage
VRST
–14
DC output voltage accuracy
IOUT = 2 mA
DC load regulation
VIN = 3.6 V, IOUT = 0 to 2 mA
–3%
V
3%
13
V/A
DC line regulation
VINA, VINL, VINR, VINC 2.7 to 6 V,
IOUT = 2 mA
–21
mV/V
VRIPPLE
Output ripple
VIN = 3.6 V, IOUT = 2 mA, COUT = 440 nF
(see (3))
375
mVpp
VREF_VRST
Reference voltage
500
mV
IOUT
Output current
PG
Power-good threshold (fraction of VRST rising
nominal output voltage)
VRST falling
RDIS
Output discharge resistor
COUT
Output capacitor
0
mA
90%
Active when rail is disabled
±150
110
tDISCHARGE < 70 µs at VBAT ≥ 2.7 V
4
90%
Ω
220
100
110
nF
LED DRIVER
VLED BUCK-BOOST
Output voltage range
VLED
1.2
Default output voltage
SW4, SW5, SW6 in OPEN position
VOVP
Output overvoltage protection
Clamps buck-boost output
VLED_OVP
Fault detection threshold
Triggers VLED_OVP interrupt
ISW
Switch current limit
RDS(ON)
MOSFET ON-resistance
ƒSW
Switching frequency
COUT
Output capacitance
5.5
3.5
5.5
7
5.4
3.5
4.0
Switch A (from VINL to L1)
50
Switch B (from L1 to PGNDL)
50
Switch C (from L2 to PGNDL)
50
Switch D (from L2 to VLED)
V
V
V
4.5
A
mΩ
50
2.25
MHz
2 × 22
µF
RGB STROBE CONTROLLER SWITCHES
RDS(ON)
Drain-source ON-resistance
SW4, SW5, SW6
ILEAK
OFF-state leakage current
VDS = 5.0 V
8
Submit Documentation Feedback
30
75
mΩ
1
µA
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
Electrical Characteristics (continued)
over operating free-air temperature range (unless otherwise noted) (see (1)(2))
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
LED CURRENT CONTROL
Vf
LED forward voltage
DLPA2000 LED currents
ILED
DC current accuracy, SW4, 5, 6
Transient LED current limit range
trise
Current rise time
4.8
VIN ≥ 2.3 V, VLED ≤ 4.8 V
RLIM = 100 mΩ, 0.1%, TA = 25°C (see
register settings)
Current at minimum code 0x00Ch for SWx
IDAC[9:0].
V
25
mA
VIN ≥ 2.3 V, VLED ≤ 4.8 V
RLIM = 100 mΩ, 0.1%, TA = 25°C (see
register settings)
Current at maximum code 0x307h for
SWx_IDAC[9:0].
750
RLIM = 100 mΩ
25
ILIM[3:0] = 0000 at RLIM = 100 mΩ
130
ILIM[3:0] = 1111 at RLIM = 100 mΩ
1500
ILED from 5% to 95%, ILED = 300 mA,
Transient current limit disabled
Not tested in production
mA
mA
50
µs
6
V
1.1-V REGULATOR
VCORE (BUCK)
VIN
Input voltage
2.3
Nominal fixed output voltage
VOUT
d
RDS(ON)
DC output voltage accuracy
1.1
0 mA ≤ IOUT ≤ 600 mA at VIN > 2.5 V
VOUT = 1.1 V
–1.5%
1.5%
Maximum duty cycle
Low-side MOSFET on-resistance
High-side MOSFET on-resistance
IOUT
Output current
ILIMIT
Switch current limit
TSS
Soft-start time
COUT
L
V
100%
VIN = 3.6 V, TJ = 27ºC
VIN > 2.3 V
185
380
mΩ
240
480
mΩ
300
600
mA
1
A
250
µs
Output capacitance
10
µF
Nominal Inductance
2.2
µH
Time to ramp from 10% to 90% of VOUT,
VIN = 3.6 V
LOAD SWITCH
VIN
Input voltage range
LS_IN
RDS(ON)
P-channel MOSFET onresistance
VIN = 1.8 V, over full temperature range
Output capacitor
Ceramic
4.7
10
12
µF
ESR of output capacitor
Ceramic
5
20
500
mΩ
COUT
1.8
385
3.6
V
505
mΩ
MEASUREMENT SYSTEM (AFE)
G
VOFS
tsettle
Amplifier gain (PGA)
Input referred offset voltage
Settling time
AFE_GAIN[1:0] = 01
1.0
AFE_GAIN[1:0] = 10
9.5
AFE_GAIN[1:0] = 11
18
PGA, AFE_CAL_DIS = 1
Not tested in production
Comparator
Not tested in production
V/V
–1
1
–1.5
1.5
mV
To 1% of final value
(not tested in production)
15
To 0.1% of final value
(not tested in production)
52
µs
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
9
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
Electrical Characteristics (continued)
over operating free-air temperature range (unless otherwise noted) (see (1)(2))
PARAMETER
ƒsample
Sampling rate
TEST CONDITIONS
MIN
TYP
Not tested in production
MAX
19
UNIT
kHz
LOGIC LEVELS AND TIMING CHARACTERISTICS
VOL
Output low-level
VOH
Output high-level
VIL
Input low-level
VIH
Input high-level
IBIAS
Input bias current
tDEGLITCH
Deglitch time
IO = 0.5-mA sink current
(RESETZ, CMP_OUT)
0
0.3
IO = 5-mA sink current
(SPI_DOUT, INTZ)
0
0.3 × VSPI
1.3
2.5
0.7 × VSPI
VSPI
PROJ_ON, LED_SEL0, LED_SEL1
0
0.4
SPI_CSZ, SPI_CLK, SPI_DIN
0
0.3 × VSPI
IO = 0.5-mA source current
(RESETZ, CMP_OUT)
IO = 5-mA source current
(SPI_DOUT)
PROJ_ON, LED_SEL0, LED_SEL1
SPI_CSZ, SPI_CLK, SPI_DIN
V
V
1.2
0.7 × VSPI
VSPI
VIO = 3.3 V, any input pin
0.5
PROJ_ON,
(not tested in production)
LED_SEL0, LED_SEL1 pins
(not tested in production)
V
V
µA
1
ms
300
ns
INTERNAL OSCILLATOR
Oscillator frequency
ƒOSC
Frequency accuracy
9
TA = –30 to 85°C
–10%
MHz
10%
THERMAL SHUTDOWN
Thermal warning (HOT threshold)
TWARN
120
Hysteresis
TSHTDWN
°C
10
Thermal shutdown (TSD
threshold)
150
Hysteresis
°C
15
MOTOR DRIVER
POWER SUPPLY
VINM
Operating motor supply voltage
IM
2
Operating motor current
500
6
V
(4)
mA
H-BRIDGE FETS
RDS(ON)
HS + LS FET on resistance
IOFF
Off-state leakage current
VV2V5 = 2.5 V, VM = 3 V, IO = 200 mA,
TJ = 25°C
1.9
2.1
Ω
±200
nA
1.16
A
180
°C
MOTOR DRIVER PROTECTION CIRCUITS
IOCP
Overcurrent protection trip level
per A-out or B-out pin
tTSD
Thermal shutdown temperature
(4)
10
0.53
Die temperature
150
160
Power dissipation and thermal limits must be observed
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
6.7 Motor Driver Timing Requirements
The table lists the timing numbers to drive the motor voltages correctly, while Figure 2 shows the timing sequences.
NUMBER
MIN
MAX
UNIT
1
t1
Delay time, xPHASE high to xOUT1 low
300
ns
2
t2
Delay time, xPHASE high to xOUT2 high
200
ns
3
t3
Delay time, xPHASE low to xOUT1 high
200
ns
4
t4
Delay time, xPHASE low to xOUT1 low
300
ns
5
t5
Delay time, xENBL high to xOUTx high
200
ns
6
t6
Delay time, xENBL high to xOUTx low
300
ns
7
t7
Output enable time
300
ns
8
t8
Output disable time
300
ns
9
t9
Delay time, xINx high to xOUTx high
160
ns
10
t10
Delay time, xINx low to xOUTx low
160
ns
11
tR
Output rise time
30
188
ns
12
tF
Output fall time
30
188
ns
x
x
x
x
Figure 2. Bridge Control
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
11
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
6.8 Data Transmission Timing Requirements
VBAT = 3.6 ± 5%, TA = 25 ºC, CL = 10 pF (unless otherwise noted)
MIN
NOM
UNIT
36
MHz
ƒCLK
Serial clock frequency
tCLKL
Pulse width low, SPI_CLK, 50% level
10
tCLKH
Pulse width high, SPI_CLK, 50% level
10
tt
Transition time, 20% to 80% level, all signals
0.2
tCSCR
SPI_CSZ falling to SPI_CLK rising, 50% level
tCFCS
SPI_CLK falling to SPI_CSZ rising, 50% level
tCDS
SPI_DIN data setup time, 50% level
tCDH
SPI_DIN data hold time, 50% level
tiS
SPI_DOUT data setup time (1), 50% level
tiH
SPI_DOUT data hold time (1), 50% level
0
ns
tCFDO
SPI_CLK falling to SPI_DOUT data valid, 50% level
tCSZ
SPI_CSZ rising to SPI_DOUT HiZ
(1)
0
MAX
ns
ns
4
ns
8
ns
1
ns
7
ns
6
ns
10
ns
13
ns
6
ns
The DPPxxxx processors send and receive data on the falling edge of the clock.
SPI_CSZ
(SS)
tCSCR
tCLKL
tCLKH
tCFCS
SPI_CLK
(SCLK)
tCDS
tCDH
SPI_DIN
(MOSI)
tCFDO
SPI_DOUT
(MISO)
tiS
HiZ
tiH
tCSZ
HiZ
Figure 3. SPI Timing Diagram
12
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
6.9 Typical Characteristics
The maximum output current of the buck-boost is a function of input voltage (VIN) and output voltage (VLED). The relationship
between VIN, VLED, and MAX ILED is shown in Figure 4. Note that VLED is the output of the buck-boost regulator, which includes
the voltage drop across the sense resistor RLIM (100 mΩ typical), internal strobe control switch
(75 mΩ max), and the forward voltage of the LED.
Gamma Curves
0.8
Max LED Current(A)
0.6
0.4
0.2
0
2
3
4
VIN(V)
5
6
D001
2.3 V < VLED < 4.8 V
Figure 4. Maximum LED Output Current as a Function of
Input Voltage (VIN) and Buck-Boost Output Voltage (VLED)
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
13
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
7 Detailed Description
7.1 Overview
The DLPA2000 is a power management and LED driver IC optimized for DLP video and data display systems
and meant for use in either embedded or accessory projector applications. DLPA2000 is part of the chipset
comprising of either DLP2010 (0.2 WVGA) DMD and DLPC3430/DLPC3435 controller or the DLP2010NIR (0.2
WVGA NIR) DMD and DLPC150 controller. The DLPA2000 contains a complete LED driver including high
efficiency power convertors. The DLPA2000 can supply up to 750 mA per LED. Integrated high-current switches
are included for sequentially selecting R, G, and B LEDs. The DLPA2000 also contains three regulated DC
supplies for the DMD reset circuitry: VBIAS, VRST and VOFS, as well as a regulated DC supply of 1.1 V and a load
switch for the 1.8 V to support the DLPC3430 or DLPC3435 controller. The DLPA2000 also contains a motor
driver which can be used to drive the focus lens motor. The DLPA2000 has a SPI used for setting the
configuration. Using SPI, currents can be set independently for each LED with 10-bit resolution. Other features
included are the generation of the system reset, power sequencing, input signals for sequentially selecting the
active LED, IC self-protections, and an analog MUX for routing analog information to an external ADC.
14
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
7.2 Functional Block Diagram
VINA
From system power
REFERENCE
SYSTEM
V2V5
LDO_V2V5
VREF
2.2µ
VLED
1µ
UVLO
VREF
VLED_OVP
V6V
LDO_V6V
100n
LOW_BAT
VINL
VREF
AGND
AGND1
A
SET_LOW_BAT_USB
B
AFE_GAIN [1:0]
From host
CMP_OUT
To host
AFE_SEL[3:0]
AFE
PWM_IN
MUX
SENS1
SENS2
From light sensor
From temperature sensor
VLED
BUCK-BOOST
C
VINA/3
VLED/3
SW4
SW5
SW6
RLIM_K
VREF
D
L1
From system power
1µ
PGNDL
2.2µ
L2
VLED
22µ
22µ
SW4
SW5
SW6
RGB
STROBE
DECODER
RLIM
VINR
From system power
10µ
VRST
220n
100k
SWN
REF_VRST
SWP
RLIM_K
RBOT_K
E
10µ
H
CNTR_VRST
220n
VBIAS
VOFS
PGNDR
VBIAS
VOFS
MOTOR DRIVER
VINM
Full H-Bridge
Aout1
Aout2
Full H-Bridge
Bout1
Bout2
RLIM
From system power
G
F
DMD
RESET
REGULATORS
220n
VINC
SWC
VCORE
BUCK
From system power
2.2uH
Vout DCDC1 (0.9-1.2V @ 450mA)
10µF
PGNDC/PGNDM
VCORE
LS_IN
from any 1.8V-3.3V supply
LS_OUT
Load Switch
to system load
10PF
V2V5
PROJ_ON
LED_SEL0
LED_SEL1
From host
From host
From host
RESETZ
To system
0.1u
From host
From host
From host
From host
To host
VSPI
SPI_CSZ
SPI_CLK
SPI_DIN
SPI_DOUT
DIGITAL
CORE
INTZ
5k
VIO (depends on DPP requirements)
To DPP (optional)
SPI
DGND
A.
Pin names refer to DLPA2000 pinout
B.
Pins connected to ‘system power’ can be locally decoupled with the capacity as indicated in the block diagram. At
least adequate decoupling capacity (50 μF or more) should be connected at the location the supply is entering the
board.
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
15
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
7.3 Feature Description
7.3.1 DMD Regulators
DLPA2000 contains three switch-mode power supplies that power the DMD. These rails are VOFS, VBIAS, and
VRST. After pulling the PROJ_ON pin high, the DMD is first initialized followed by a power-up of the VOFS line
after a small delay of less than 10 ms followed by VBIAS and VRST with an additional delay of 145 ms. The LED
driver and STROBE DECODER circuit can only be enabled after all three rails are enabled. There are two
power-down sequences, the normal power-down timing initiated after pulling the PROJ_ON pin low, and a fast
power-down mode where if any one of the rails encounters a fault such as an output short, all three rails are
discharged simultaneously. The detailed power-up and power-down diagrams are shown in Figure 5 and
Figure 6.
5 ms (min)
System Power
(VINx)
10 ms
25 ms
PROJ_ON
DMD_EN
in register 0x01h
V2V5
Stop Regulating
VBIAS
VBIAS
Pad DMD_EN
by DPP through
SPI write
VOFS
VRST
10 ms
DMD
” 10 ms
initialization
by DPP
•10 ms
Stop Regulating
VRST
145 ms
VCORE
LS_OUT (1.8 V)
VLED
INTZ
Startup DPP
RESETZ
STATE OFF
STANDBY
ACTIVE1
ACTIVE2
OFF
Figure 5. Power Sequence Normal Shutdown Mode
NOTE
All values are typical (unless otherwise noted).
16
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
Feature Description (continued)
Fault Condition
5 ms (min)
System Power
(VINx)
PROJ_ON
DMD_EN
in register 0x01h
V2V5
Stop Regulating
VBIAS
VBIAS Delay
VBIAS
Pad DMD_EN
by DPP through
SPI write
VOFS
VOFS
Delay
VRST
10 ms
DMD
” 10 ms
initialization
by DPP
• 10 ms
VRST Delay
145 ms
Stop Regulating
VRST
VCORE
LS_OUT (1.8V)
VLED
INTZ
Startup DPP
RESETZ
RESETZ Delay
STATE OFF
A.
STANDBY
ACTIVE1
ACTIVE2
STANDBY
If the FAULT condition happens and its associated interrupt is masked in the interrupt mask register (0Dh), the INTZ
does not go low, but all other timing shown in the diagram is unaffected.
Figure 6. Power Sequence Fault Shutdown Mode
NOTE
All values are typical (unless otherwise noted).
7.3.2 RGB Strobe Decoder
DLPA2000 contains RGB color-sequential circuitry that is composed of three NMOS switches, the LED driver,
the strobe decoder, and the LED current control. The NMOS switches are connected to the terminals of the
external LED package and turn the currents through the LEDs on and off. Package connections are shown in
Figure 7 and Figure 10 and the corresponding switch map is in Table 1.
The LED_SEL[1:0] signals typically receive a rotating code switching from RED to GREEN to BLUE and then
back to RED. When the LED_SEL[1:0] input signals select a specific color, the NMOSFETs are controlled based
on the color selected, and a 10-bit current control DAC for this color is selected that provides a control current to
the RGB LEDs' feedback control network.
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
17
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
Feature Description (continued)
VLED
SW4
R
G
B
SW5
SW6
SW4
SW5
SW6
RLIM
RLIM_K
RLIM
RBOT_K
Figure 7. Switch Connection for a Common-Anode LED Assembly
Table 1. Switch Positions for Common Anode RGB LEDs (MAP = 0)
Common Anode
LED_SEL[1:0]
SW6
SW5
SW4
0x00h
Open
Open
Open
IDAC INPUT
N/A
0x01h
Open
Open
Closed
SW4_IDAC[9:0]
0x02h
Open
Closed
Open
SW5_IDAC[9:0]
0x03h
Closed
Open
Open
SW6_IDAC[9:0]
The switching of the three NMOS switches is controlled such that switches are returned to the open position first
before the closed connections are made (break before make). The dead time between opening and closing
switches is controlled through the BBM register. Switches that already are in the closed position (and are to
remain in the closed state according to the SWCNTRL register) are not opened during the BBM delay time.
I-LED
BBM dead time
SW6
SW4
SW5
SW6
SW4
TIME
Figure 8. BBM Timing (See Register 0Bh in Figure 27)
7.3.3 LED Current Control
DLPA2000 provides time-sequential circuitry to drive three LEDs with independent current control. A system
based on a common anode LED configuration is shown in Figure 10 and consists of a buck-boost converter,
which provides the voltage to drive the LEDs, three switches connected to the cathodes of the LEDs, an RLIM
resistor used to sense the LED current, and a current DAC to control the LED current. The voltage measured at
the pin V(RLIM_K) is used by the regulator loop.
The STROBE DECODER controls the switch positions as described in the previous section (RGB Strobe
Decoder). With all switches in the open position, the buck-boost output assumes an output voltage of 3.5 V.
18
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
For a common-anode RGB LED configuration, the buck-boost output voltage (VLED) assumes a value such that
the voltage drop across the sense resistor equals:
(SW4_IDAC[9:0]Ivalue + ILED) × RLIM
(1)
The exact value of VLED depends on the current setting and the voltage drop across the LED but is limited to
5.4 V. When the STROBE decoder switches from SW4 to SW5, the buck-boost assumes a new output voltage
such that the sense voltage equals:
(SW5_IDAC[9:0]Ivalue + ILED) × RLIM
(SW6_IDAC[9:0]Ivalue + ILED) × RLIM
(2)
(3)
The relationship between VIN, VLED, and MAX ILED is shown in Figure 4.
7.3.4 Calculating Inductor Peak Current
To properly configure the DLPA2000 device, a 2.2-µH inductor must be connected between pin L1 and pin L2.
The peak current for the inductor in steady state operation can be calculated.
Equation 4 shows how to calculate the peak current I1 in step down mode operation, and Equation 5 shows how
to calculate the peak current I2 in boost mode operation. VIN1 is the maximum input voltage, VIN2 is the minimum
input voltage, f is the switching frequency (2.25 MHz), and L the inductor value (2.2 µH).
VOUT VIN1 VOUT
I
I1 OUT
0.8
2 u VIN1 u f u L
(4)
I2
VOUT u IOUT
0.8 u VIN2
VIN2 VOUT
VIN2
2 u VOUT u f u L
(5)
The critical current value for selecting the right inductor is the higher value of I1 and I2. Also consider that load
transients and error conditions may cause higher inductor currents. This needs to be accounted for when
selecting an appropriate inductor. Internally the switching current is limited to a maximum of 4 A.
7.3.5 LED Current Accuracy
The LED drive current is controlled by a current digital-to-analog converter (DAC) and can be set independently
for switch SW4, SW5, and SW6. The DAC is trimmed at a current of 750 mA for the DLPA2000 at code: 0x307h.
The DLPA2000 current step size is 0.95 mA.
First order gain-error of the DAC can be neglected, but an offset current error must be taken into account. This
offset error differs depending on the used RLIM and will be ±25 mA for the DLPA2000 for a 100-mΩ current sense
resistor.
The max current of the DLPA2000 (SWx_IDAC[9:0] = 0x307h) is regulated to 750 mA. At the lowest setting
(SWx_IDAC[9:0] = 0x001h) the current is regulated to 14 mA for the DLPA2000. For this current setting
(0x001h), the absolute current error results into a large relative error; however, this is not a typical operating
point.
Be aware that the LED current setting not only depends on the accuracy of the RLIM resistor, but also strongly
depends on the added resistance of PCB traces and soldering quality. Due to the low value of the current sense
resistor RLIM, any extra introduced resistance (for example several mΩ) will result in a noticeable different LED
current.
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
19
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
7.3.6 Transient Current Limiting
Typically the forward voltages of the green and blue diodes are close to each other (about 3 V to 4 V). However,
the forward voltage of the red diode is significantly lower (1.8 V to 2.5 V). This can lead to a current spike in the
red diode when the strobe controller switches from green or blue to red because VLED is initially at a higher
voltage than required to drive the RED diode. DLPA2000 provides transient current limiting for each switch to
limit the current in the LEDs during the transition. The transient current limit value is controlled through the
ILIM[3:0] bits in the IREG register. The same register also contains three bits to select which switch employs the
transient current limiting feature. In a typical application, the transient current limit will only apply to the RED
diode, and the ILIM[3:0] value will typically be set approximately 10% higher than the DC regulation current. The
effect that the transient current limit has on the LED current is shown in Figure 9.
1500
1200
Current overshoot due to
initially too high buck-boost
output voltage
900
600
300
RED LED CURRENT (mA)
RED LED CURRENT (mA)
1500
1200
900
Transient current
limit active
600
300
0
0
TIME
TIME
Red LED current without transient current limit. The
current overshoots because the buck-boost voltage
starts at the (higher) level of the green or blue LED.
LED current with transient current limit.
Figure 9. RED LED Current With and Without Transient Current Limit
20
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
FB
VLED
BUCK-BOOST
VLED
SW4LIM_EN
SW4
I-LED
0
ILIM [3:0]
VDAC
E/ A
1
SW5LIM_EN
SW5
I-LED
0
E/ A
1
SW6LIM_EN
SW6
I-LED
0
LED_SEL [1:0]
MAP
STROBE
DECODER
RLIM
E/ A
1
SW4_IDAQ [9:0]
SW5_IDAQ [9:0]
RLIM_K
IDAC
200
SW6_IDAQ [9:0]
I-DAC
RLIM
RBOT_K
Figure 10. LED Driver Block Diagram
7.3.7 1.1-V Regulator (Buck Converter)
The buck converter creates a voltage of 1.1 V, and due to its switching nature, an output ripple with a frequency
of approximately 2.25 MHz occurs on its output. This ripple is strongly dependent on the decoupling capacitor at
the output in combination with the inductor. The magnitude of the ripple can be calculated with Equation 6.
VCORE
1
§
·
VINC
1
'VCORE VCORE u
u¨
ESR ¸
u
u
Luf
8
C
f
OUT
©
¹
(6)
The best way to minimize this ripple is to select a capacitor with a very-low ESR.
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
21
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
7.3.8 Motor Driver
Two control modes are available in the DLPA2000: IN/IN mode and PHASE/ENABLE mode. IN/IN mode is
selected if the MODE pin is driven low or left unconnected; PHASE/ENABLE mode is selected if the MODE pin is
driven to logic high. Table 2 and Table 3 show the logic for these modes.
The main difference between both modes is that to change the rotation direction for IN/IN mode, both xIN1 and
xIN2 signals must change polarity, while for PHASE/ENABLE mode, the PHASE signal must be held high while
the PHASE signal is used to change rotation direction for a DC motor. In case a stepper motor is used, the
sequence of OUT1 and OUT2 determines the rotation direction.
The motor position is changed by using the internal, register-generated, control signals AIN1 and AIN2 (register
0F[123:122] in combination with BIN1 and BIN2 (register 0F[121:120].
Table 2. IN/IN Mode (See Figure 31)
MD_MODE
BIT 124 REG 0Fh
xIN1
xIN2
xOUT1
0
0
0
Z
Z
Coast
0
0
1
L
H
Reverse
0
1
0
H
L
Forward
0
1
1
L
L
Brake
xOUT2
FUNCTION
(DC MOTOR)
xOUT2
FUNCTION
(DC MOTOR)
Table 3. PHASE/ENABLE Mode (See Figure 31)
MD_MODE
BIT 124 REG 0Fh
xIN1
(ENABLE)
xIN2
(PHASE)
xOUT1
1
0
X
L
L
Brake
1
1
1
L
H
Reverse
1
1
0
H
L
Forward
7.3.8.1 Motor Driver Overcurrent Protection
An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this
analog current limit persists for a longer period of time than the overcurrent deglitch time, all FETs in the Hbridge will be disabled. After approximately 1 ms, the bridge will be re-enabled automatically.
7.3.9 Measurement System
The measurement system is composed of a 10:1 analog multiplexer (MUX), a programmable-gain amplifier, and
a comparator. It works together with the DPP processor to provide:
• White-point correction (WPC) by independently adjusting the RGB LED currents after measuring the
brightness of each color with an external light sensor
• A measurement of the:
– Battery voltage
– LED forward voltage
– Exact LED current
– Temperature as derived by measuring the voltage across an external thermistor
Figure 11 shows a block diagram of the measurement system.
22
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
AFE_GAIN [1:0]
From host
AFE_SEL[3:0]
AFE
PWM_IN
VINA/3
VLED/3
SW4
SW5
CMP_OUT
MUX
To host
From light sensor
SENS1
SENS2
From temperature sensor
Figure 11. Block Diagram of the Measurement System
Table 4. Recommended Configuration of the AFE for Different Input Selections
AFE_SEL[3:0]
SELECTED INPUT
RECOMMENDED GAIN SETTING
AFE-GAIN[1:0]
RECOMMENDED SETTING OF
AFE_CAL_DIS BIT
0x00h
SENS2
0x01h (1x)
Setting has no effect on measurement.
0x01h
VLED
0x01h (1x)
Setting has no effect on measurement.
0x02h
VINA
0x01h (1x)
Setting has no effect on measurement.
0x03h
SENS1
0x01h (1x)
Setting has no effect on measurement.
0x04h
RLIM_K
0x03h (18x)
Set to 1 if sense voltage is >100 mV.
Otherwise set to 0 (default).
0x05h
SW4
0x02h (9.5x)
Set to 1 if sense voltage is >200 mV.
Otherwise set to 0 (default).
0x06h
SW5
0x02h (9.5x)
Set to 1 if sense voltage is >200 mV.
Otherwise set to 0 (default).
0x07h
SW6
0x02h (9.5x)
Set to 1 if sense voltage is >200 mV.
Otherwise set to 0 (default).
0x08h
No connect
N/A
0x09h
VREF
0x01h (1x)
N/A.
Setting has no effect on measurement.
7.3.10 Protection Circuits
DLPA2000 has several protection circuits to protect the IC and system from damage due to excessive power
consumption, die temperature, or over-voltages. These circuits are described in the following sections.
7.3.10.1 Thermal Warning (HOT) and Thermal Shutdown (TSD)
DLPA2000 continuously monitors the junction temperature and issues a HOT interrupt if temperature exceeds
the HOT threshold. If the temperature continues to increase above the thermal shutdown threshold, all rails are
disabled and the TSD bit in the INT register is set. After the temperature drops below its threshold, the system
recovers and waits for the DPP to resend the DMD_EN bit.
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
23
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
Thermal Shutdown
Threshold
Thermal warning
Threshold
Hysteresis
Hysteresis
Temperature
HOT
(Internal Signal)
TSD
(Internal Signal)
Available Time for Controlled
Shutdown of System
Figure 12. Definition of the Thermal Shutdown and Hot-Die Temperature Warning
7.3.10.2 Low Battery Warning (BAT_LOW) and Undervoltage Lockout (UVLO)
If the battery voltage drops below the BAT_LOW threshold (typically 3.0 V) the BAT_LOW interrupt is issued, but
normal operation continues. After the battery drops below the undervoltage threshold which has a default
hardcoded value of 2.3 V (this UVLO voltage can be changed through register 09h from 2.3 V to 4.5 V), the
UVLO interrupt is issued, all rails are powered down in sequence, the DMD_EN bit is reset, and the part enters
STANDBY mode. The power rails cannot be re-enabled before the input voltage recovers to >2.4 V. To re-enable
the rails, the PROJ_ON pin must be toggled. The undervoltage threshold is programmable from 2.3 V to 4.5 V in
31 steps.
The UVLO shutdown process will protect the DMD by allowing time for the mirrors to park, then doing a fast
discharge of VOFS, VRST, and VBIAS. This protection occurs even in the case of sudden battery removal from the
projector, as long as the bulk capacitance on the battery voltage (VINx) keeps this voltage above 2.3 V for as long
as needed for VOFS, VRST, and VBIAS to discharge to the required safe levels as shown in the DMD data sheet.
VOFS, VRST, and VBIAS discharge times depend on the load capacitance on each regulator. When for instance
every supply is decoupled using a capacitor of 0.5 µF, VINx should stay above 2.3 V for at least 100 µs after the
battery is suddenly removed. During this time, the mirrors can be placed in a safe position and VOFS, VRST, and
VBIAS can be discharged.
NOTE
As required by the DMD data sheet, LS_OUT must stay above 1.65 V until VOFS, VRST,
and VBIAS have discharged to their required safe levels.
24
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
VINA
Hysteresis
BAT_LOW Threshold
Hysteresis
UVLO Threshold
ACTIVE
BAT LOW
(Internal Signal)
UVLO
(Internal Signal)
INACTIVE
200-µs
deglitch
ACTIVE
INACTIVE
Programmable Deglitch Time1
A.
This time is programmable from 0 to 100 µs.
Figure 13. UVLO is Asserted When the Input Supply Drops Below the UVLO Threshold
7.3.10.3 DMD Regulator Fault (DMD_FLT)
The DMD regulator is continuously monitored to check if the output rails are in regulation and if the inductor
current increases as expected during a switching cycle. If either one of the output rails drops out of regulation (for
example, due to a shorted output) or the inductor current does not increase as expected during a switching cycle
(due to a disconnected inductor), the DMD_FLT interrupt bit is set in the INT register, the DMD_EN bit is reset,
and the DMD regulator is shut down. Resetting the DMD_EN bit also causes the LED driver to power down. To
restart the system, the PROJ_ON pin must be toggled. In case the interrupt is masked, it is sufficient to set the
DMD_EN bit to restart the system.
7.3.10.4 V6V Power-Good (V6V_PGF) Fault
The LED driver regulation loop requires the V6V rail for proper operation. The rail is continuously monitored and
should the output drop below the power-good threshold, the V6V_PGF bit is set. The VLED buck-boost is then
disabled and attempts to restart automatically.
7.3.10.5 VLED Overvoltage (VLED_OVP) Fault
If the buck-boost output voltage rises above 5.4 V, the VLED_OVP interrupt is set but the buck-boost regulator is
not turned off. A typical condition to cause this fault is an open LED.
7.3.10.6 VLED Power Save Mode
In normal PWM operation, the efficiency of the VLED buck-boost converter dramatically reduces for LED currents
below 100 mA. In this case, the power save mode allows high converting efficiency at low output currents by
skipping pulses in the switcher’s gate driver control.
7.3.10.7 V1V8 PG Failure
If for any reason the voltage on the LS_OUT drops below approximately 1.3 V, then VOFS, VBIAS, and VRST
immediately go into fast shut down. Holding off power down to do mirror parking is not included since 1.3 V is too
low to wait for this. Reactivating can only be done by toggling the PROJ_ON off and on again.
7.3.10.8 Interrupt Pin (INTZ)
The interrupt pin is used to signal events and fault conditions to the host processor. Whenever a fault or event
occurs in the IC, the corresponding interrupt bit is set in the INT register, and the open-drain output is pulled low.
The INTZ pin is released (returns to HiZ state) and fault bits are cleared when the INT register is read by the
host.
However, if a failure persists, the corresponding INT bit remains set and the INTZ pin is pulled low again after a
maximum of 32 µs.
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
25
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
Interrupt events include fault conditions such as power-good faults, over-voltage, over-temperature shutdown,
and UVLO. For all interrupt conditions see the interrupt register on Figure 28.
The MASK register is used to mask events from generating interrupts, that is, from pulling the INTZ pin low. The
MASK settings affect the INTZ pin only and have no impact on protection and monitor circuits themselves. When
an interrupt is masked, the event causing the interrupt still sets the corresponding bit in the INT register.
However, it does not pull the INTZ pin low.
7.3.10.9 SPI
DLPA2000 provides a 4-wire SPI port that supports high-speed serial data transfers up to 33.3 MHz. Support
includes register and data buffer write and read operations. The SPI_CSZ input serves as the active low chip
select for the SPI port. The SPI_CSZ input must be forced low in order to write or read registers and data
buffers. When SPI_CSZ is forced high, the data at the SPI_DIN input is ignored, and the SPI_DOUT output is
forced to a high-impedance state. The SPI_DIN input serves as the serial data input for the port; the SPI_DOUT
output serves as the serial data output. The SPI_CLK input serves as the serial data clock for both the input and
output data. Data is latched at the SPI_DIN input on the rising edge of SPI_CLK, while data is clocked out of the
SPI_DOUT output on the falling edge of SPI_CLK. Figure 14 shows the SPI port protocol. Byte 0 is referred to as
the command byte, where the most significant bit is the write/not read bit. For the W/nR bit, a 1 indicates a write
operation, while a 0 indicates a read operation. The remaining seven bits of the command byte are the register
address targeted by the write or read operation. The SPI port supports write and read operations for multiple
sequential register addresses through the implementation of an auto-increment mode. As shown in Figure 14,
the auto-increment mode is invoked by simply holding the SPI_CSZ input low for multiple data bytes. The
register address is automatically incremented after each data byte transferred, starting with the address specified
by the command byte. After reaching address 0x7Fh the address pointer jumps back to 0x00h.
Set SPI_CSZ = 1 here to write/read one register location
Hold SPI_CSZ = 0 to enable auto-increment mode
SPI_CSZ
Header
SPI_DIN
Byte0
Register Data (write)
Byte1
Byte2
Byte3
ByteN
Register Data (read)
SPI_DOUT
Data for A[6:0]
Data for A[6:0] + 1
Data for A[6:0] + (N – 2)
SPI_CLK
Byte 0
SPI_DIN
W/nR
Byte 1
A6 A5 A4 A3 A2 A1 A0 N7 N6 N5 N4 N3 N2 N1 N0
W/nR
Set high for write, low for read
Register Address
SPI_CLK
Figure 14. SPI Protocol
7.3.11 Password Protected Registers
Register addresses 0x11h through 0x27h can be read-accessed the same way as any other register, but are
protected against accidental write operations through the PASSWORD register (address 0x10h). To write to a
protected register, follow these steps:
1. Write data 0xBAh to register address 0x10h.
2. Write data 0xBEh to register address 0x10h.
Both writes must be consecutive, that is, there must be no other read or write operation in between sending the
two bytes. After the password has been successfully written, registers 0x11h through 0x27h are unlocked and
can be write accessed using the regular SPI protocol. They remain unlocked until any byte other than 0xBAh is
written to the PASSWORD register or the part is power cycled.
To check if the registers are unlocked, read back the PASSWORD register. If the data returned is 0x00h, the
registers are locked. If the PASSWORD register returns 0x01h, the registers are unlocked.
26
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
7.4 Device Functional Modes
Table 5. Modes of Operation
MODE
DESCRIPTION
OFF
This is the lowest-power mode of operation. All power functions are turned off, registers are reset to their default values, and
the IC does not respond to SPI commands. RESETZ pin is pulled low. The IC will enter OFF mode whenever the PROJ_ON
pin is low.
STANDBY
The DMD regulators and LED power (VLED) are turned off, but the IC does respond to the SPI. The device enters STANDBY
mode whenever PROJ_ON is set high or DMD_EN (1) bit is set to 0 using the SPI interface after PROJ_ON is already high.
The device also enters STANDBY mode when a fault condition is detected (2). (See Protection Circuits).
ACTIVE1
The DMD supplies are enabled but LED power (VLED) is disabled. PROJ_ON pin must be high, DMD_EN bit must be set to 1,
and VLED_EN (3) bit is set to 0.
ACTIVE2
DMD supplies and LED power are enabled. PROJ_ON pin must be high and DMD_EN and VLED_EN bits must both be set to
1.
(1)
(2)
(3)
Settings can be done through Reg01h [9] and Reg2E [119].
Power-good faults, over-voltage, overtemperature shutdown, and undervoltage lockout.
Settings can be done through Reg47h [60], bit is named VLED_EN_SET.
Table 6. Device State as a Function of Control-Pin
Status
PROJ_ON PIN
STATE
LOW
OFF
HIGH
STANDBY
ACTIVE1
ACTIVE2
(Device state depends on DMD_EN and VLED_EN
bits and whether there are any fault conditions.)
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
27
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
POWERDOWN
Valid power source connected
PROJ_ON = low
OFF
PROJ_ON = low
VRST = OFF
VBIAS = OFF
VOFS = OFF
VLED = OFF
SPI interface disabled
PWR_EN = low
RESETZ = low
All registers set to default values
PROJ_ON = high
DMD_EN = 0
|| FAULT = 1
STANDBY
VRST = OFF
VBIAS = OFF
VOFS = OFF
VLED = OFF
SPI interface enabled
PWR_EN = high
RESETZ = high (but is low if entered
state due to UVLO detection)
DMD_EN = 1
& FAULT = 0
VRST = ON
VBIAS = ON
VOFS = ON
VLED = OFF
SPI interface enabled
PWR_EN = high
RESETZ = high
ACTIVE 1
VLED_EN = 1
VLED_EN = 0
VRST = ON
VBIAS = ON
VOFS = ON
VLED = ON
SPI interface enabled
PWR_EN = high
RESETZ = high
ACTIVE 2
A.
|| = OR, & = AND.
B.
FAULT = Undervoltage on any supply (except LS_OUT), thermal shutdown, or UVLO detection.
C.
UVLO detection, per the diagram, causes the DLPA2000 to go into the standby state. This is not the lowest power
state. If lower power is desired, PROJ_ON should be set low.
D.
DMD_EN register bit can be reset or set by SPI writes. DMD_EN defaults to 0 when PROJ_ON goes from low to high
and then the DPP ASIC software automatically sets it to 1. Also, FAULT = 1 causes the DMD_EN register bit to be
reset.
E.
PWR_EN is a signal internal to the PAD200x. This signal turns on the VCORE regulator and the load switch that
drives pin LS_OUT.
Figure 15. State Diagram
28
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
7.5 Register Maps
Table 7. Register Description
REGISTER
ADDRESS
(HEX)
NAME
TABLE
DEFAULT
DESCRIPTION
USER CONFIGURATION DEFINITIONS
R
0x00
CHIP ID
Figure 16
Chip revision register; DLPA2000
B3
R/W
0x01
CHIPENABLE
Figure 17
Enable register
0F
R/W
0x02
IREG
Figure 18
Transient-current limit settings
30
R/W
0x03
SW4MSB
Figure 19
Regulation current MSB, SW4
0
R/W
0x04
SW4LSB
Table 12, Table 13
Regulation current LSB, SW4
0
R/W
0x05
SW5MSB
Figure 21
Regulation current MSB, SW5
0
R/W
0x06
SW5LSB
Figure 22, Table 16
Regulation current LSB, SW5
0
R/W
0x07
SW6MSB
Figure 23
Regulation current MSB, SW6
0
R/W
0x08
SW6LSB
Figure 24, Table 19
Regulation current LSB, SW6
0
R/W
0x09
SWCNTRL
Figure 25
Switch ON/OFF control (direct mode)
0
R/W
0x0A
AFE
Figure 26
AFE (MUX) control
0
R/W
0x0B
BBM
Figure 27, Table 22
Break before make timing
0
R
0x0C
INT
Figure 28, Table 23
Interrupt register
R/W
0x0D
INT MASK
Figure 29, Table 24
Interrupt mask register
R/W
0x0E
TIMING
Figure 30, Table 26
Timing register VOFS, VBIAS, VRST, and
RESETZ
7
R/W
0x0F
MOTOR CTRL
Figure 31, Table 27
Motor control register
0
0
DFh
USER PROTECTED DEFINITION
R/W
0x10
PASSWORD
Figure 32
Password register
0
R/W
0x11
SYSTEM
Figure 33
System configuration register
0
USER EEPROM SCRATCH PAD DEFINITION
R/W
0x20
BYTE0
Figure 34
User EEPROM, Byte0
0
R/W
0x21
BYTE1
Figure 35
User EEPROM, Byte1
0
R/W
0x22
BYTE2
Figure 36
User EEPROM, Byte2
0
R/W
0x23
BYTE3
Figure 37
User EEPROM, Byte3
0
R/W
0x24
BYTE4
Figure 38
User EEPROM, Byte4
0
R/W
0x25
BYTE5
Figure 39
User EEPROM, Byte5
0
R/W
0x26
BYTE6
Figure 40
User EEPROM, Byte6
0
R/W
0x27
BYTE7
Figure 41
User EEPROM, Byte7
0
7.5.1 Chip Revision Register
Figure 16. Chip Revision Register, Address = 00h, HEX = B3
7
6
5
4
3
2
1
0
R
R
R
R
CHIP ID [7:0]
R
R
R
R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 8. Chip Revision Register Field Descriptions
BIT
7:4
3:0
FIELD
CHIP ID
TYPE
RESET
DESCRIPTION
R
1011
CHIPID
R
0011
REVID
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
29
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
7.5.2 Enable Register
Figure 17. Enable Register, Address = 01h, HEX = 0F
7
6
5
R/W
R/W
R/W
4
3
CHIPENABLE [15:8]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 9. Enable Register Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
15:12
R/W
0000
USER_GPO
11
R/W
1
VLED_POWER_SAVE_MODE_DIS
Power save mode is used to improve efficiency at light load.
R/W
1
FAST_SHUTDOWN_EN
Applicable only during a fault condition.
Shutdown timing is defined by register 0Eh (see Figure 7).
9
R/W
1
DMD_EN
8
R/W
1
VLED_EN
CHIPENABLE
10
7.5.3 Transient-Current Limit Settings
Figure 18. Transient-Current Limit Settings, Address = 02h, HEX = 30
7
6
5
4
3
2
1
0
R/W
R/W
R/W
R/W
IREG [23:16]
R/W
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 10. Transient-Current Limit Settings Field Descriptions
BIT
23
FIELD
RSVD
TYPE
R/W
RESET
0
DESCRIPTION
Not used
IREG_ILIM
22:19
18
30
IREG
SW6LIM_EN
R/W
R/W
0110
0
RLIM = 100 mΩ
0000
130 mA
0001
150 mA
0010
172 mA
0011
192 mA
0100
220 mA
0101
275 mA
0110
330 mA
0111
440 mA
1000
550 mA
1001
660 mA
1010
770 mA
1011
880 mA
1100
990 mA
1101
1160 mA
1110
1330 mA
1111
1500 mA
SW6LIM_EN
Transient current-limit enable for SW6
0 – Transient current-limit is disabled
1 – Transient current-limit is enabled
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
Table 10. Transient-Current Limit Settings Field Descriptions (continued)
BIT
FIELD
TYPE
RESET
DESCRIPTION
17
SW5LIM_EN
R/W
0
SW5LIM_EN
Transient current-limit enable for SW5
0 – Transient current-limit is disabled
1 – Transient current-limit is enabled
16
SW4LIM_EN
R/W
0
SW4LIM_EN
Transient current-limit enable for SW4
0 – Transient current-limit is disabled
1 – Transient current-limit is enabled
7.5.4 Regulation Current MSB, SW4
Figure 19. Regulation Current MSB, SW4, Address = 03h, HEX = 00
7
6
5
R/W
R/W
R/W
4
3
SW4MSB [31:24]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 11. Regulation Current MSB, SW4 Field Descriptions (1)
BIT
FIELD
31:26
25:24
(1)
TYPE
SW4MSB
RESET
DESCRIPTION
R/W
0000
TBD
R/W
0000
SW4_IDAC
The DLPA2000 can use up to code 0x0FFh for SW4_IDAC[9:0].
7.5.5 Regulation Current LSB, SW4
Figure 20. Regulation Current LSB, SW4, Address = 04h, HEX = 00
7
6
5
R/W
R/W
R/W
4
3
SW4LSB [39:32]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 12. Regulation Current LSB, SW4 Field Descriptions
BIT
39:32
FIELD
SW4LSB
TYPE
RESET
DESCRIPTION
R/W
00000000
SW4_IDAC
Table 13. Regulation Current LSB, SW4 Bit Definitions
DLPA2000 (1) (2)
SW4_IDAC[9:0]
LED CURRENT
SW4_IDAC[9:0]
LED CURRENT
SW4_IDAC[9:0]
LED CURRENT
0x000h
0 mA
0x100h
257 mA
0x200h
500 mA
0x00Ch
25 mA
0x101h
258 mA
0x201h
501 mA
0x00Dh
26 mA
0x102h
259 mA
0x202h
502 mA
...
...
...
...
...
...
0x0FEh
255 mA
0x1FEh
498 mA
0x306h
749 mA
0x0FFh
256 mA
0x1FFh
499 mA
0x307h
750 mA
(1)
(2)
Values shown are for a typical DLPA2000 unit at T = 25°C. Typical step size is 0.95 mA for RLIM = 100 mΩ.
The DLPA2000 can use up to code 0x307h for SW4_IDAC[9:0].
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
31
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
7.5.6 Regulation Current MSB, SW5
Figure 21. Regulation Current MSB, SW5, Address = 05h, HEX = 00
7
6
5
R/W
R/W
R/W
4
3
SW5MSB [47:40]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 14. Regulation Current MSB, SW5 Field Descriptions (1)
BIT
FIELD
47:42
41:40
(1)
TYPE
SW5MSB
RESET
DESCRIPTION
R/W
0000
TBD
R/W
0000
SW5_IDAC
The DLPA2000 can use up to code 0x0FFh for SW5_IDAC[9:0].
7.5.7 Regulation Current LSB, SW5
Figure 22. Regulation Current LSB, SW5, Address = 06h, HEX = 00
7
6
5
R/W
R/W
R/W
4
3
SW5LSB [55:48]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 15. Regulation Current LSB, SW5 Field Descriptions
BIT
FIELD
55:48
TYPE
SW5LSB
R/W
RESET
00000000
DESCRIPTION
SW5_IDAC
Table 16. Regulation Current LSB, SW5 Bit Definitions
DLPA2000 (1) (2)
SW5_IDAC[9:0]
LED CURRENT
SW5_IDAC[9:0]
LED CURRENT
SW5_IDAC[9:0]
LED CURRENT
0x000h
0 mA
0x100h
257 mA
0x200h
500 mA
0x00Ch
25 mA
0x101h
258 mA
0x201h
501 mA
0x00Dh
26 mA
0x102h
259 mA
0x202h
502 mA
...
...
...
...
...
...
0x0FEh
255 mA
0x1FEh
498 mA
0x306h
749 mA
0x0FFh
256 mA
0x1FFh
499 mA
0x307h
750 mA
(1)
(2)
32
Values shown are for a typical DLPA2000 unit at T = 25°C. Typical step size is 0.95 mA for RLIM = 100 mΩ.
The DLPA2000 can use up to code 0x307h for SW5_IDAC[9:0].
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
7.5.8 Regulation Current MSB, SW6
Figure 23. Regulation Current MSB, SW6, Address = 07h, HEX = 00
7
6
5
R/W
R/W
R/W
4
3
SW6MSB [63:56]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 17. Regulation Current MSB, SW6 Field Descriptions (1)
BIT
FIELD
63:58
57:56
(1)
Type
SW6MSB
Reset
Description
R/W
0000
TBD
R/W
0000
SW6_IDAC
The DLPA2000 can use up to code 0x0FFh for SW6_IDAC[9:0].
7.5.9 Regulation Current LSB, SW6
Figure 24. Regulation Current LSB, SW6, Address = 08h, HEX = 00
7
6
5
R/W
R/W
R/W
4
3
SW6LSB [71:64]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 18. Regulation Current LSB, SW6 Field Descriptions
BIT
71:64
FIELD
TYPE
SW6LSB
R/W
RESET
00000000
DESCRIPTION
SW6_IDAC
Table 19. Regulation Current LSB, SW6 Bit Definitions
DLPA2000 (1) (2)
SW6_IDAC[9:0]
LED CURRENT
SW6_IDAC[9:0]
LED CURRENT
SW6_IDAC[9:0]
LED CURRENT
0x000h
0 mA
0x100h
257 mA
0x200h
500 mA
0x00Ch
25 mA
0x101h
258 mA
0x201h
501 mA
0x00Dh
26 mA
0x102h
259 mA
0x202h
502 mA
...
...
...
...
...
...
0x0FEh
255 mA
0x1FEh
498 mA
0x306h
749 mA
0x0FFh
256 mA
0x1FFh
499 mA
0x307h
750 mA
(1)
(2)
Values shown are for a typical DLPA2000 unit at T = 25°C. Typical step size is 0.95 mA for RLIM = 100 mΩ.
The DLPA2000 can use up to code 0x307h for SW6_IDAC[9:0].
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
33
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
7.5.10 Switch On/Off Control (Direct Mode)
Figure 25. Switch On/Off Control (Direct Mode), Address = 09h, HEX = 00
7
6
5
R/W
R/W
R/W
4
3
SWCNTRL [79:72]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 20. Switch On/Off Control (Direct Mode) Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
79
R/W
0
SW6 (controls switch 6 if direct mode
(see reg 11h) is enabled)
78
R/W
0
SW5 (controls switch 5 if direct mode
(see reg 11h) is enabled)
77
R/W
0
SW4 (controls switch 4 if direct mode
(see reg 11h) is enabled)
76:72
R/W
00000
UVLO_TRIM
SWCNTRL
00000
00001
.....
11110
11111
2.3 V (minimum value – default value)
2.37 V
Step approximately 70 mV
4.43 V
4.5 V (maximum value)
7.5.11 AFE (MUX) Control
Figure 26. AFE (MUX) Control, Address = 0Ah, HEX = 00
7
6
5
4
3
2
1
0
R/W
R/W
R/W
R/W
AFE [87:80]
R/W
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 21. AFE (MUX) Control Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
87
R/W
00
AFE_EN
86
R/W
00
AFE_CAL_DIS
R/W
00
AFE_GAIN
R/W
00
AFE_SEL
AFE
85:84
83:80
7.5.12 Break Before Make (BBM) Timing
Figure 27. BBM Timing, Address = 0Bh, HEX = 00
7
6
5
4
3
2
1
0
R/W
R/W
R/W
R/W
BBM [95:88]
R/W
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 22. BBM Timing Field Descriptions (1)
BIT
95:88
(1)
34
FIELD
BBM
TYPE
R/W
RESET
00000000
DESCRIPTION
BBM_DELAY
0x00 – 0 ns
0x40 – 7326 ns
0x80 – 14430 ns
0xC0 – 21534 ns
0x01 – 333 ns
0x41 – 7437 ns
0x81 – 14541 ns
0xC1 – 21645 ns
0x02 – 444 ns
0x42 – 7548 ns
0x82 – 14652 ns
0xC2 – 21756 ns
...
...
...
...
0x3E – 7104 ns
0x7E – 14208 ns
0xBE – 21312 ns
0xFE – 28416 ns
0x3F – 7215 ns
0x7F – 14319 ns
0xBF – 21423 ns
0xFF – 28527 ns
It takes 333 to 444 ns to turn off the switches from the time a change occurs on LED_SEL[1:0].
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
7.5.13 Interrupt Register
Figure 28. Interrupt Register, Address = 0Ch, HEX = 00
7
6
5
4
3
2
1
0
R
R
R
R
INT [103:96]
R
R
R
R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 23. Interrupt Register Field Descriptions
BIT
FIELD
TYPE
RESET
103
DESCRIPTION
R
0
VLED_OVP
VLED buck_boost overvoltage fault interrupt (normal operation
resumes)
0 – No fault
1 – Buck_boost output is above OVP threshold
R
0
IREG_PG_FAULT
V6V power-good fault interrupt (normal operation resumes)
0 – No fault
1 – V6V is not in regulation
0
PROJ_ON_INT
Proj_On interrupt (part enters OFF mode)
0 – Pin is pulled high, normal mode
1 – Pin is pulled low, alerts the DPP that the DMD regulator is
about to shut down.
0
DMD_FAULT
DMD regulator fault (part enters STANDBY mode and DMD_EN
bit is cleared)
0 – No fault
1 – The inductor current is not increasing at the correct rate,
likely to be caused by an open inductor.
Or, one of the regulator outputs has dropped below the powergood threshold, likely to be caused by a short.
0
UVLO
UVLO interrupt (sensed at VINA pin), DMD bit is cleared.
0 – Battery voltage is above the UVLO threshold.
1 – Battery voltage has dropped below the UVLO threshold.
0
BAT_LOW_WARN
Low battery warning interrupt (sensed at VINA pin, normal
operation resumes)
0 – Battery voltage is above the low-battery threshold
1 – Battery voltage has dropped below the low-battery threshold
0
TS_WARN
Thermal warning interrupt (normal operation resumes)
0 – Die temperature is in normal operating range
1 – Die temperature is above the HOT threshold
Or, part has not cooled down enough to recover from HOT.
0
TS_WARN
Thermal Warning Interrupt (normal operation resumes)
0 – Die temperature is in normal operating range
1 – Die temperature is above the HOT threshold
Or, part has not cooled down enough to recover from HOT.
102
101
R
100
R
INT
99
R
98
R
97
R
96
R
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
35
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
7.5.14 Interrupt Mask Register
Figure 29. Interrupt Mask Register, Address = 0Dh, HEX = DF
7
6
5
R/W
R/W
R/W
4
3
INT MASK [111:104]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 24. Interrupt Mask Register Field Descriptions
BIT
FIELD
TYPE
RESET
111
R/W
1
VLED BUCK_BOOST
Overvoltage fault interrupt mask
0 – Interrupt is not masked
1 – Interrupt is masked
110
R/W
1
IREG_PG_FAULT_MASK
0 – Interrupt is not masked
1 – Interrupt is masked
109
R/W
0
PROJ_ON interrupt mask
0 – Interrupt is not masked
1 – Interrupt is masked
108
R/W
1
DMD_REGULATOR fault mask
0 – Interrupt is not masked
1 – Interrupt is masked
107
R/W
1
UVLO_MASK
0 – Interrupt is not masked
1 – Interrupt is masked
106
R/W
1
Low battery warning mask (sensed at VINA pin)
0 – Interrupt is not masked
1 – Interrupt is masked
105
R/W
1
Thermal shutdown interrupt mask
0 – Interrupt is not masked
1 – Interrupt is masked
104
R/W
1
Thermal warning interrupt mask
0 – Interrupt is not masked
1 – Interrupt is masked
INT MASK
36
DESCRIPTION
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
7.5.15 Timing Register VOFS, VBIAS, VRST, and RESETZ
Figure 30. Timing Register VOFS, VBIAS, VRST, and RESETZ, Address = 0Eh, HEX = 07
7
6
5
R/W
R/W
R/W
4
3
TIMING [119:112]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 25. Timing Register VOFS, VBIAS, VRST, and RESETZ Field Descriptions
BIT
FIELD
TYPE
119:116
115:112
TIMING
RESET
DESCRIPTION
R/W
0000
VOFS/RESETZ_DELAY (for values see minimum and
maximum delay)
R/W
0111
VBIAS/VRST_DELAY (for values see minimum and
maximum delay)
Table 26. Timing Register VOFS, VBIAS, VRST, and RESETZ Bit Definitions
FIELD NAME
BIT
BIT DEFINITION
0000
TIMING
[119:112]
Minimum Delay (μs)
Maximum Delay (μs)
4.0
4.4
0001
8.0
8.9
0010
16.0
17.8
0011
32.0
35.5
0100
64.0
71.1
0101
128.0
142.2
0110
256.0
284.4
0111
512.0
569.0
1000
6.2
7.1
1001
12.4
14.2
1010
24.9
28.4
1011
49.8
56.9
1100
99.5
113.8
1101
199.1
227.6
1110
398.3
455.2
1111
1024.2
1138.0
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
37
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
7.5.16 Motor Control Register
Figure 31. Motor Control Register, Address = 0Fh, HEX = 00 (1)
7
6
5
R/W
R/W
R/W
4
3
MOTOR CTRL [127:120]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
(1)
VINM can be left floating if the motor controller is not used.
Table 27. Motor Control Register Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
127
R/W
0
TBD
126
R/W
0
TBD
125
R/W
0
MD_EN
124
R/W
0
MD_MODE
R/W
0
MD_AIN1
122
R/W
0
MD_AIN2
121
R/W
0
MD_BIN1
120
R/W
0
MD_BIN2
MOTOR CTRL
123
7.5.17 Password Register
Figure 32. Password Register, Address = 10h, HEX = 00
7
6
5
R/W
R/W
R/W
4
3
PASSWORD [135:128]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 28. Password Register Field Descriptions
BIT
FIELD
135:128
TYPE
PASSWORD
R/W
RESET
00000000
DESCRIPTION
USER PASSWORD (0xBAh + 0xBEh) disable (0x00h).
Once set, register 11h can be written.
7.5.18 System Configuration Register
Figure 33. System Configuration Register, Address = 11h, HEX = 00
7
6
5
R/W
R/W
R/W
4
3
SYSTEM [143:136]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 29. System Configuration Register Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
143:139
R/W
00000
TBD
138
R/W
0
EEPROM_PROGRAM
Program scratch pad values to EEPROM
R/W
0
DIRECT_MODE
Allows direct control of switches through SW CONTROL
REGISTER
R/W
0
TBD
137
SYSTEM
136
38
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
7.5.19 User EEPROM, BYTE0
Figure 34. User EEPROM, BYTE0, Address = 20h, HEX = 00
7
6
5
4
3
2
1
0
R/W
R/W
R/W
R/W
BYTE0 [7:0]
R/W
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 30. User EEPROM, BYTE0 Field Descriptions
BIT
FIELD
7:0
TYPE
BYTE0
RESET
R/W
00000000
DESCRIPTION
USER BYTE 0
7.5.20 User EEPROM, BYTE1
Figure 35. User EEPROM, BYTE1, Address = 21h, HEX = 00
7
6
5
R/W
R/W
R/W
4
3
BYTE1 [15:8]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 31. User EEPROM, BYTE1 Field Descriptions
BIT
FIELD
15:8
TYPE
BYTE1
RESET
R/W
00000000
DESCRIPTION
USER BYTE 1
7.5.21 User EEPROM, BYTE2
Figure 36. User EEPROM, BYTE2, Address = 22h, HEX = 00
7
6
5
R/W
R/W
R/W
4
3
BYTE2 [23:16]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 32. User EEPROM, BYTE2 Field Descriptions
BIT
FIELD
23:16
TYPE
BYTE2
RESET
R/W
00000000
DESCRIPTION
USER BYTE 2
7.5.22 User EEPROM, BYTE3
Figure 37. User EEPROM, BYTE3, Address = 23h, HEX = 00
7
6
5
R/W
R/W
R/W
4
3
BYTE3 [31:24]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 33. User EEPROM, BYTE3 Field Descriptions
BIT
31:24
FIELD
BYTE3
TYPE
R/W
RESET
00000000
DESCRIPTION
USER BYTE 3
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
39
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
7.5.23 User EEPROM, BYTE4
Figure 38. User EEPROM, BYTE4, Address = 24h, HEX = 00
7
6
5
R/W
R/W
R/W
4
3
BYTE4 [39:32]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 34. User EEPROM, BYTE4 Field Descriptions
BIT
FIELD
39:32
TYPE
BYTE4
RESET
R/W
00000000
DESCRIPTION
USER BYTE 4
7.5.24 User EEPROM, BYTE5
Figure 39. User EEPROM, BYTE5, Address = 25h, HEX = 00
7
6
5
R/W
R/W
R/W
4
3
BYTE5 [47:40]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 35. User EEPROM, BYTE5 Field Descriptions
BIT
FIELD
47:40
TYPE
BYTE5
RESET
R/W
00000000
DESCRIPTION
USER BYTE 5
7.5.25 User EEPROM, BYTE6
Figure 40. User EEPROM, BYTE6, Address = 26h, HEX = 00
7
6
5
R/W
R/W
R/W
4
3
BYTE6 [55:48]
R/W
R/W
2
1
0
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 36. User EEPROM, BYTE6 Field Descriptions
BIT
FIELD
55:48
TYPE
BYTE6
RESET
R/W
00000000
DESCRIPTION
USER BYTE 6
7.5.26 User EEPROM, BYTE7
Figure 41. User EEPROM, BYTE7, Address = 27h, HEX = 00
7
6
5
4
3
2
1
0
R
R
R
R
BYTE7 [63:56]
R
R
R
R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset.
Table 37. User EEPROM, BYTE7 Field Descriptions
BIT
FIELD
63:56
40
BYTE7
TYPE
R
RESET
00000000
DESCRIPTION
USER BYTE 7
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
A DLPC343x controller can be used with a DLP2010 (0.2 WVGA) DMD or DLP3010 (0.3 720p) DMD to provide a
compact, reliable, high-efficiency display solution for many different video display applications. The DMDs are
spatial light modulators which reflect incoming light from an illumination source to one of two directions with the
primary direction being into collection optics within a projection lens. The projection lens sends the light to the
destination needed for the application. Each application is derived primarily from the optical architecture of the
system and the format of the pixel data being input into the DLPC343x.
In display applications using the DLP2010 DMD or DLP3010 DMD, the DLPA2000 provides all needed analog
functions including the analog power supplies and the RGB LED driver to provide a robust and efficient display
solution. Display applications of interest include pico-projectors embedded in display devices like smart phones,
tablets, cameras, and camcorders. Other applications include wearable (near-eye) displays, battery-powered
mobile accessories, interactive displays, low latency gaming displays, and digital signage.
Alternately, a DLPC150 controller can be used with a DLP2010 or DLP2010NIR DMD. Applications of interest
when using the DLPC150 controller include machine vision systems, spectrometers, skin analysis, medical
systems, material identification, chemical sensing, infrared projection, and compressive sensing. In a
spectroscopy application the DLPC150 controller and DLP2010NIR DMD are often combined with a single
element detector to replace expensive InGaAs array-based detector designs. In this application the DMD acts as
a wavelength selector reflecting specific wavelengths of light into the single point detector.
8.2 Typical Projector Application
A common application when using DLPA2000 with DLP2010 DMD and DLPC3430 controller is for creating a
pico-projector embedded in a handheld product. For example, a pico-projector may be embedded in a smart
phone, a tablet, a camera, or camcorder. The DLPC3430 in the pico-projector embedded module typically
receives images from a host processor within the product as shown in Figure 42. DLPA2000 provides power
supply sequencing and controls the LED currents as required by the application.
BAT
±
Charger
+
DC_IN
2.3 to 5.5 V
Projector Module Electronics
DC Supplies
1.8 V
Other
Supplies
On/Off
VSPI
1.1 V
1.1 V
Reg
1.8 V
L3
SYSPWR
VDD
1.8 V
HDMI
VLED
HDMI
Receiver
PROJ_ON
L1
VGA
Triple
ADC
Keystone
Sensor
Front-End
Chip
- OSD
- AutoLock
- Scaler
-MicroController
FLASH,
SDRAM
GPIO_8 (Normal Park)
Cal data
(optional)
SPI_0
EEPROM
SPI_1
I2C_1
HOST_IRQ
4
DLPC3430/
DLPC3435
Parallel I/F
L2
FLASH
4
RED
GREEN
BLUE
RESETZ
INTZ
PARKZ
Current
Sense
DLPA2000
LED_SEL(2)
Keypad
1.8 V
PROJ_ON
CMP_PWM
BIAS, RST, OFS
3
WPC
Illumination
Optics
LABB
CMP_OUT
28
eDRAM
I2C
SD Card
Reader, and
so forth
(optional)
1.8 V
VIO
VCC_INTF
VCC_FLSH
1.1 V
TVP5151
Video
Decoder
CVBS
Thermistor
Sub-LVDS DATA
CTRL
VCORE
18
DLP2010
WVGA
(WVGA
DDR
DMD
DMD)
Spare R/W
GPIO
BT.656
Included in DLP® Chip Set
GND
Figure 42. Typical Embedded Setup Using DLPA2000
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
41
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
Typical Projector Application (continued)
8.2.1 Design Requirements
A pico-projector is created by using a DLP chipset comprised of DLP2010 (0.2 WVGA) DMD, DLPC3430, or
DLPC3435 controller and DLPA2000 PMIC/LED driver. The DLPC3430 or DLPC3435 does the digital image
processing, the DLPA2000 provides the needed analog functions for the projector, and DMD is the display
device for producing the projected image.
In addition to the three DLP chips in the chipset, other chips may be needed. At a minimum, a flash part is
needed to store the software and firmware to control the DLPC3430 or DLPC3435.
The illumination light that is applied to the DMD is typically from red, green, and blue LEDs. These are often
contained in three separate packages, but sometimes more than one color of LED die may be in the same
package to reduce the overall size of the pico-projector.
When connecting the DLPC3430 or DLPC3435 to the host processing to receive images, a parallel interface is
used. While using the parallel interface, I2C should be connected to the host processor for sending commands to
the DLPC3430 or DLPC3435.
The only power supplies needed external to the projector are the battery (SYSPWR) and a regulated 1.8-V
supply. The entire pico-projector can be turned on and off by using a single signal called PROJ_ON. When
PROJ_ON is high, the projector turns on and begins displaying images. When PROJ_ON is set low, the projector
turns off and draws just microamps of current on SYSPWR. When PROJ_ON is set low, the 1.8-V supply can
continue to be left at 1.8 V and used by other non-projector sections of the product. If PROJ_ON is low, the
DLPA2000 will not draw current on the 1.8-V supply.
8.2.2 Detailed Design Procedure
For connecting together the DLP2010, DLPC3430 or DLPC3435, and DLPA2000, see the reference design
schematic. When a circuit board layout is created from this schematic, a very small circuit board is possible. An
example small board layout is included in the reference design database. Layout guidelines should be followed to
achieve a reliable projector.
The optical engine that has the LED packages and the DMD mounted to it is typically supplied by an optical
OEM who specializes in designing optics for DLP projectors.
A miniature stepper motor can optionally be added to the optical engine for creating a motorized focus. Direct
control and driving of the motor can be done by the DLPA2000, and software commands sent over I2C to the
DLPC3430 or DLPC3435 are available to move the motor to the desired position.
42
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
Typical Projector Application (continued)
8.2.3 Application Curve
As the LED currents that are driven time-sequentially through the red, green, and blue LEDs are increased, the
brightness of the projector increases. This increase is somewhat non-linear, and the curve for typical white
screen lumens changes with LED currents is as shown in Figure 43. For the LED currents shown, it is assumed
that the same current amplitude is applied to the red, green, and blue LEDs.
SPACE
1
0.9
0.8
Luminance
0.7
0.6
0.5
0.4
0.3
0.2
0.1
0
0
100
200
300
400
Current (mA)
500
600
700
D001
Figure 43. Luminance vs Current
8.3 Typical Mobile Sensing Application
A typical embedded system application using the DLPC150 controller and the DLPC2010NIR is shown in
Figure 44. In this configuration, the DLPC150 controller supports a 24-bit parallel RGB input, typical of LCD
interfaces, from an external source or processor. The DLPC150 controller processes the digital input image and
converts the data into the format needed by the DLP2010NIR. The DLP2010NIR steers light by setting specific
micromirrors to the on position, directing light to the detector, while unwanted micromirrors are set to the off
position, directing light away from the detector. The microprocessor sends binary images to the DLP2010NIR to
steer specific wavelengths of light into the detector. The microprocessor uses an analog-to-digital converter to
sample the signal received by the detector into a digital value. By sequentially selecting different wavelengths of
light and capturing the values at the detector, the microprocessor can then plot a spectral response to the light.
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
43
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
!"#$%&
'()(*$+$),
G)WGXX
L2N
`
=>(%*$%
3=P98
_
Typical Mobile Sensing Application (continued)
6.C&,"&D.D&/
-.B&/
G,>$%
AR@@S?$K
/98
A]A!04
/33
-.-&/
-.-T/
4$*
-.B&/
-.BA&/
5AP98
!4GYPG8
!4GYPG8
[AL
!"#$%&&&
'()
!"#$%&&*
!4GYPG8
3$,$J,"%
23=
O52AQ
O52AQM&
A342'
&Z&
A!9P7
A!9P-
&Z&
!24EF
4HAHNF
98NF
-./('0('/122'(
QGANP94^
LSR$,"",>
9SSR+?)(,?")&
G@,?JK
='!PG[N
!(%(SS$S&41L&9WO&:6B;
A3&
=(%V
=R%%$),
A$)K$
='!P!0'
!"#+,*&
N491PG[N&:6;
4H3
L92AM&4ANM&GOA
C
5H3PAH5:6;
N491P98
E$U@(V
/5H3
N>$%+?K,"%
96=
-.BA&/
AR\T5/3A&32N2
5!A34&=N45
/9G
/==P98NO
/==PO5AQ
-.-&/
35!67-7894
0/12
:0/12
334&3'3
3'3;
!%"I$J,?")&
G@,?JK
/=G4H
$!+)3)$405.61(
894&
3$,$J,"%
35!?@&A$,
Figure 44. Typical Application Diagram
8.3.1 Design Requirements
All applications using the DLP 0.2-inch WVGA chipset require the:
• DLPC150 controller, and
• DLPA2000 PMIC, and
• DLP2010 or DLP2010NIR DMD
components for operation. The system also requires an external parallel flash memory device loaded with the
DLPC150 configuration and support firmware. DLPC150 does the digital image processing and formats the data
for the DMD. DLPA2000 PMIC provides the needed analog functions for the DLPC150 and DLP2010 or
DLP2010NIR. The chipset has several system interfaces and requires some support circuitry. The following
interfaces and support circuitry are required:
•
•
•
44
DLPC150 system interfaces:
– Control interface
– Trigger interface
– Input data interface
– Illumination interface
DLPC150 support circuitry and interfaces:
– Reference clock
– PLL
– Program memory flash interface
DMD interfaces:
– DLPC150 to DMD digital data
– DLPC150 to DMD control interface
– DLPC150 to DMD micromirror reset control interface
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
Typical Mobile Sensing Application (continued)
8.3.2 Detailed Design Procedure
8.3.2.1 Dlpc150 System Interfaces
The 0.2-inch WVGA chipset supports a 16-bit or 24-bit parallel RGB interface for image data transfers from
another device. There are two primary output interfaces: Illumination driver control interface and sync outputs.
8.3.2.1.1 Control Interface
The 0.2-inch WVGA chipset supports I2C commands through the control interface. The control interface allows
another master processor to send commands to the DLPC150 controller to query system status or perform
realtime operations, such as LED driver current settings.
8.3.3 Application Curve
In a reflective spectroscopy application, a broadband light source illuminates a sample and the reflected light
spectrum is dispersed onto the DLP2010NIR. A microprocessor in conjunction with the DLPC150 controls
individual DLP2010NIR micromirrors to reflect specific wavelengths of light to a single point detector. The
microprocessor uses an analog-to-digital converter to sample the signal received by the detector into a digital
value. By sequentially selecting different wavelengths of light and capturing the values at the detector, the
microprocessor can then plot a spectral response to the light. This systems allows the measurement of the
collected light and derive the wavelengths absorbed by the sample. This process leads to the absorption
spectrum shown in Figure 45.
Figure 45. Sample DLPC150 Based Spectrometer Output
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
45
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
9 Power Supply Recommendations
The DLPA2000 is designed to operate from a 2.3-V to 6-V input voltage supply or battery. To avoid insufficient
supply current due to line drop, ringing due to trace inductance at the VIN terminal, or supply peak current
limitations, additional bulk capacitance may be required. In the case ringing that is caused by the interaction with
the ceramic input capacitors, an electrolytic or tantalum type capacitor may be needed for damping. The amount
of bulk capacitance required should be evaluated such that the input voltage can remain in specification long
enough for a proper fast shutdown to occur for the VOFS, VRST, and VBIAS supplies. The shutdown begins when
the input voltage drops below the programmable UVLO threshold such as when the external power supply or
battery supply is suddenly removed from the system.
46
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
10 Layout
10.1 Layout Guidelines
As for all chips with switching power supplies, the layout is an important step in the design, especially in the case
of high peak currents and high switching frequencies. If the layout is not carefully done, the regulators could
show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current paths
and for the power ground tracks. Input capacitors, output capacitors, and inductors should be placed as close as
possible to the IC.
Figure 46 shows an example layout that has critical parts placed as close as possible to the pins they are
connected to. Here are recommendations for the following components:
R1
is RLIM and is connected via a wide trace and as short as possible to the DLPA2000 and the ground.
L1
is the big inductor for the VLED that is connected via two wide traces to the pins.
C3/C4
are the decoupling capacitors for the VLED and they are as close as possible placed to the part and
directly connected to ground.
L3/C20
are components used for the VCORE BUCK. L3 is placed close to the pin and connected with a wide
trace to the part. C20 is placed directly beside the inductor and connected to the PGND pin.
L2
This inductor is part of the DMD reset regulators and is also placed as close as possible to the
DLPA2000 using wide PCB traces.
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
47
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
10.2 Layout Example
Figure 46. Example Layout of DLPA2000
48
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
11 Device and Documentation Support
11.1 Device Support
TI YMLLLLS
PAD2000
A3
11.1.1 Device Nomenclature
TI = TI LETTERS
YM = YEAR / MONTH DATE CODE
LLLL= LOT TRACE CODE
S
= ASSEMBLY SITE CODE
=pin 1 Marking
Figure 47. DLPA2000 Package Marking(Top View)
11.2 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 38. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
DLPA2000
Click here
Click here
Click here
Click here
Click here
DLPC3430
Click here
Click here
Click here
Click here
Click here
DLPC3435
Click here
Click here
Click here
Click here
Click here
DLP2010
Click here
Click here
Click here
Click here
Click here
11.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.4 Trademarks
DLP, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
49
DLPA2000
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
www.ti.com
11.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
50
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
DLPA2000
www.ti.com
DLPS043B – JUNE 2014 – REVISED FEBRUARY 2018
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
• Insertion of device –The device is located such as symbolization in upper side and lead pins in lower side.
• Cover tape – The cover tape does not cover the index hole and does not shift to outside from carrier tape.
• Tape Structure –The carrier tape is made of plastic and the structure is shown in above schematic. The
device is put on embossed area of carrier tape, and covered by cover tape made of plastic.
• ESD Countermeasure Plastic – material used in both carrier tape and cover tape are static dissipative.
• Material – Polycarbonate, Polystyrene or and approved equivalent (Static Dissipative / Antistatic).
• Packing method – The reel is packed into Moisture Barrier bag and fastened by heat-sealing after fixed the
end of leader tape by tape. The QFN device packing includes desiccant, humidity indicator.
• Reel Box – Each Moisture Barrier bag is packed into reel box.
•
•
Reel Box Material – Corrugated Fiberboard
Shipping Box –The filler such as cushion is added if space exists inside. The size of shipping box will be
changed per packing quantity of reel box.
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Product Folder Links: DLPA2000
51
PACKAGE OPTION ADDENDUM
www.ti.com
28-Sep-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
DLPA2000DYFFR
ACTIVE
DSBGA
YFF
56
3000
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-10 to 85
PAD2000
A3
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
