Product
Folder
Sample &
Buy
Support &
Community
Tools &
Software
Technical
Documents
DRV201
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
DRV201 Voice Coil Motor Driver for Camera Auto Focus
1 Features
2 Applications
•
•
•
•
•
•
•
1
•
•
•
•
•
•
•
•
•
Configurable for Linear or PWM Mode VCM
Current Generation
High Efficiency PWM Current Control for VCM
Advanced Ringing Compensation
Integrated 10-bit D/A Converter for VCM Current
Control
Protection
– Open and Short-Circuit Detection on VCM Pins
– Undervoltage Lockout (UVLO)
– Thermal Shutdown
– Open and Short-Circuit Protection on VCM
Output
– Internal Current Limit for VCM Driver
– 4-kV ESD-HBM
I2C Interface
Operating Temperature Range: –40ºC to 85ºC
6-Ball WCSP Package With 0.4-mm Pitch
Max Die Size: 0.8 mm × 1.48 mm
Package Heights:
– YFM: 0.15 mm
– YMB: 0.3 mm
Cell Phone Auto Focus
Digital Still Camera Auto Focus
Iris and Exposure Controls
Security Cameras
Web and PC Cameras
Actuator Controls
3 Description
The DRV201 device is an advanced voice coil motor
driver for camera auto focus. It has an integrated D/A
converter for setting the VCM current. VCM current is
controlled with a fixed frequency PWM controller or a
linear mode driver. Current generation can be
selected via I2C register. The DRV201 device has an
integrated sense resistor for current regulation and
the current can be controlled through I2C.
When changing the current in the VCM, the lens
ringing is compensated with an advanced ringing
compensation function. Ringing compensation
reduces the needed time for auto focus significantly.
The device also has VCM short and open protection
functions.
Device Information(1)
PART NUMBER
DRV201
PACKAGE
BODY SIZE (NOM)
DSBGA (6)
0.80 mm × 1.48 mm
PICOSTAR (6)
0.80 mm × 1.48 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Simplified Schematic
2.5 to 4.8 V
ISOURCE
+
SCL
SDA
VCM
Controller
DRV201
Voice Coil
Motor Driver
ISINK
–
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
DRV201
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
3
6.1
6.2
6.3
6.4
6.5
6.6
6.7
3
3
4
4
4
6
7
Absolute Maximum Ratings ......................................
ESD Ratings ............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Data Transmission Timing ........................................
Typical Characteristics ..............................................
Detailed Description .............................................. 8
7.1 Overview ................................................................... 8
7.2 Functional Block Diagram ......................................... 9
7.3 Feature Description................................................... 9
7.4 Device Functional Modes........................................ 11
7.5 Programming .......................................................... 12
7.6 Register Maps ........................................................ 15
8
Application and Implementation ........................ 19
8.1 Application Information............................................ 19
8.2 Typical Application .................................................. 19
9 Power Supply Recommendations...................... 22
10 Layout................................................................... 22
10.1 Layout Guidelines ................................................. 22
10.2 Layout Example .................................................... 22
11 Device and Documentation Support ................. 23
11.1
11.2
11.3
11.4
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
23
23
23
23
12 Mechanical, Packaging, and Orderable
Information ........................................................... 23
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision B (November 2013) to Revision C
•
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section ................................................................................................. 1
Changes from Revision A (June 2012) to Revision B
•
2
Page
Page
Changed minor datasheet errata in register maps. Updated to reflect correct bit values .................................................... 15
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
DRV201
www.ti.com
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
5 Pin Configuration and Functions
YFM Package
8-Pin PICOSTAR
Bottom View and Top View
SCL
I
SOURCE
VBAT
2
SDA
I
SINK
GND
1
YMB Package
6-Pin DSBGA
Bottom View and Top View
YFM package has no top side markings
C
B
SCL
I
SOURCE
VBAT
2
SDA
I
SINK
GND
1
C
B
A
201
YMDS
A
YMB package package markings:
YM
D
S
0
= YEAR / MONTH DATE CODE
= DAY OF LASER MARK
= ASSEMBLY SITE CODE
= Pin A1 (Filled Solid)
Pin Functions
PIN
I/O
DESCRIPTION
NAME
NO.
VBAT
2A
P
Power
GND
1A
P
Ground
I_SOURCE
2B
O
Voice coil positive terminal
I_SINK
1B
O
Voice coil negative terminal
SCL
2C
I
I2C serial interface clock input
SDA
1C
I/O
I2C serial interface data input/output (open drain)
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)
(1)
MIN
MAX
UNIT
VBAT, ISOURCE, ISINK pin voltage (2)
–0.3
5.5
V
Voltage at SDA, SCL
–0.3
3.6
V
Continuous total power dissipation
Internally limited
TJ
Operating junction temperature
–40
125
°C
TA
Operating ambient temperature
–40
85
°C
Tstg
Storage temperature
–55
150
°C
(1)
(2)
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltage values are with respect to network ground terminal.
6.2 ESD Ratings
VALUE
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins
V(ESD)
(1)
(2)
Electrostatic discharge
(1)
Charged device model (CDM), per JEDEC specification JESD22-C101, all
pins (2)
UNIT
±4000
±500
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
3
DRV201
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
www.ti.com
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
VBAT - Supply voltage
MIN
NOM
MAX
UNIT
2.5
3.7
4.8
Voltage Range - SDA and SCL
–0.1
3.3
3.6
V
V
TJ - Operating junction temperature
–40
125
°C
6.4 Thermal Information
DRV201
THERMAL METRIC (1)
YFM
(PICOSTAR)
YMB (DSBGA)
6 PINS
6 PINS
130.6
116.9
°C/W
1.4
1.4
°C/W
UNIT
RθJA
Junction-to-ambient thermal resistance
RθJC(top)
Junction-to-case (top) thermal resistance
RθJB
Junction-to-board thermal resistance
37
22.2
°C/W
ψJT
Junction-to-top characterization parameter
5.2
0.1
°C/W
ψJB
Junction-to-board characterization parameter
37
22.2
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
6.5 Electrical Characteristics
Over recommended free-air temperature range and over recommended input voltage range (typical at an ambient
temperature range of 25°C) (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
2.5
3.7
4.8
UNIT
INPUT VOLTAGE
VBAT
Input supply voltage
VUVLO
Undervoltage lockout threshold
VHYS
Undervoltage lockout hysteresis
VBAT rising
VBAT falling
2.2
2
50
V
V
100
250
mV
INPUT CURRENT
ISHUTDOWN
Input supply current shutdown,
includes switch leakage currents
MAX: VBAT = 4.4 V
0.15
1
µA
ISTANDBY
Input supply current standby, includes
MAX: VBAT = 4.4 V
switch leakage currents
120
200
µA
STARTUP, MODE TRANSITIONS, AND SHUTDOWN
t1
Shutdown to standby
100
µs
t2
Standby to active
100
µs
t3
Active to standby
100
µs
t4
Shutdown time
1
ms
Active or standby to shutdown
0.5
VCM DRIVER STAGE
Resolution
IRES
10
Relative accuracy
Differential nonlinearity
Zero code error
Offset error
4
–10
10
–1
1
0
At code 32
LSB
mA
3
mA
% of
FSR
Gain error
±3
Gain error drift
0.3
0.4
%/°C
0.3
0.5
%/°C
Offset error drift
IMAX
bits
Maximum output current
102.3
Submit Documentation Feedback
mA
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
DRV201
www.ti.com
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
Electrical Characteristics (continued)
Over recommended free-air temperature range and over recommended input voltage range (typical at an ambient
temperature range of 25°C) (unless otherwise noted)
MIN
TYP
MAX
UNIT
ILIMIT
Average VCM current limit
PARAMETER
See
(1)
TEST CONDITIONS
110
160
240
mA
IDETCODE
Minimum VCM code for OPEN and
SHORT detection
See
(2)
256
fSW
Switching frequency
Selectable through CONTROL register
See
mA
0.5
4
(3)
MHz
VDRP
Internal dropout
0.4
V
LVCM
VCM inductance
30
150
µH
RVCM
VCM resistance
11
22
Ω
LENS MOVEMENT CONTROL
tset1
Lens settling time
±10% error band
2/fVCM
tset2
Lens settling time
±10% error band
1/fVCM
VCM resonance frequency
fVCM
VCM resonance frequency tolerance
ms
ms
50
150
When 1/fVCM compensation is used
–10%
10%
When 2/fVCM compensation is used
–30%
30%
V = 1.8 V, SCL
–4.25
4.25
V = 1.8 V, SDA
–1
1
Hz
LOGIC I/Os (SDA AND SCL)
IIN
Input leakage current
RPullUp
I2C pull-up resistors
SDA and SCL pins
VIH
Input high level
See
(4)
See
(5)
VIL
Input low level
tTIMEOUT
SCL timeout for shutdown detection
RPD
Pull down resistor at SCL line
4.7
fSCL
kΩ
1.17
3.6
0
0.63
0.5
1
500
2
I C clock frequency
µA
V
V
ms
kΩ
400
kHz
INTERNAL OSCILLATOR
fOSC
Internal oscillator
20°C ≤ TA ≤ 70°C
–3%
3%
Frequency accuracy
-40°C ≤ TA ≤ 85°C
–5%
5%
THERMAL SHUTDOWN
TTRIP
(1)
(2)
(3)
(4)
(5)
Thermal shutdown trip point
140
°C
During short circuit condition driver current limit comparator will trip and short is detected and driver goes into STANDBY and short flag
is set high in the status register.
When testing VCM open or short this is the recommended minimum VCM code (in dec) to be used.
This is the voltage that is needed for the feedback resistor and high side driver. It should be noted that the maximum VCM resistance is
limited by this voltage and supply voltage. For example, 3-V supply maximum VCM resistance is: RVCM = (VBAT – VDRP)/IVCM = (3 V 0.4 V)/102.3 mA = 25.4 Ω.
During shutdown to standby transition VIH low limit is 1.28 V.
During shutdown to standby transition VIL high limit is 0.51 V.
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
5
DRV201
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
www.ti.com
6.6 Data Transmission Timing
VBAT = 3.6 V ±5%, TA = 25ºC, CL = 100 pF (unless otherwise noted)
PARAMETER
f(SCL)
TEST CONDITIONS
Serial clock frequency
100
tBUF
Bus Free Time Between Stop and Start Condition
tSP
Tolerable spike width on bus
tLOW
SCL low time
tHIGH
SCL high time
tS(DAT)
SDA → SCL setup time
tS(STA)
Start condition setup time
tS(STO)
Stop condition setup time
tH(DAT)
SDA → SCL hold time
tH(STA)
Start condition hold time
tr(SCL)
Rise time of SCL Signal
tf(SCL)
Fall time of SCL Signal
tr(SDA)
Rise time of SDA Signal
tf(SDA)
Rise time of SDA Signal
6
MIN
SCL = 100 KHz
4.7
SCL = 400 KHz
1.3
SCL = 100 KHz
TYP
MAX
UNIT
400
kHz
µs
50
SCL = 400 KHz
SCL = 100 KHz
4.7
SCL = 400 KHz
1.3
ns
µs
SCL = 100 KHz
4
µs
SCL = 400 KHz
600
ns
SCL = 100 KHz
250
SCL = 400 KHz
100
ns
SCL = 100 KHz
4.7
SCL = 400 KHz
600
ns
SCL = 100 KHz
4
µs
SCL = 400 KHz
600
SCL = 100 KHz
0
3.45
SCL = 400 KHz
0
0.9
SCL = 100 KHz
4
SCL = 400 KHz
600
µs
ns
µs
ns
SCL = 100 KHz
1000
SCL = 400 KHz
300
SCL = 100 KHz
300
SCL = 400 KHz
300
SCL = 100 KHz
1000
SCL = 400 KHz
300
SCL = 100 KHz
300
SCL = 400 KHz
300
Submit Documentation Feedback
µs
ns
ns
ns
ns
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
DRV201
www.ti.com
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
6.7 Typical Characteristics
50%
120
45%
40%
35%
80
Efficiency
Quiescent Current (mA)
100
60
40
30%
25%
20%
15%
10%
20
5%
0%
0
0
20
40
60
80
0
100
IOUT (mA)
C001
60
80
100
C002
VBAT = 3.7 V
Figure 1. Linear Mode: Supply Current vs Output Current
Figure 2. Linear Mode: Efficiency vs Output Current
100
70%
90
Quiescent Current (mA)
80%
60%
Efficiency
40
IOUT (mA)
VBAT = 3.7 V
50%
40%
30%
20%
10%
0%
0
20
20
40
1 Mhz
2 Mhz
4 Mhz
6 Mhz
60
IOUT (mA)
80
80
1MHz
2MHz
4MHz
6MHz
70
60
50
40
30
20
10
0
100
0
VBAT = 3.7 V
20
40
60
80
IOUT (mA)
C003
100
C004
VBAT = 3.7 V
Figure 3. PWM Mode: Efficiency vs Output Current
Figure 4. PWM Mode: Supply Current vs Output Current
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
7
DRV201
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
www.ti.com
7 Detailed Description
7.1 Overview
The DRV201 device is intended for high performance autofocus in camera modules. The device is used to
control the current in the voice coil motor (VCM). The current in the VCM generates a magnetic field which forces
the lens stack connected to a spring to move. The VCM current and thus the lens position can be controlled via
the I2C interface and an auto focus function can be implemented.
The device connects to a video processor or image sensor through a standard I2C interface which supports up to
400-kbit/s data rate. The digital interface supports IO levels from 1.8 V to 3.3 V. All pins have 4-kV HBM ESD
rating.
When SCL is low for at least 0.5 ms, the device enters SHUTDOWN mode. If SCL goes from low to high the
driver enters STANDBY mode in less than 100 μs and default register values are set as shown in Figure 5.
ACTIVE mode is entered whenever the VCM_CURRENT register is set to something else than zero.
Vbat
t1
ISC/SCL
DAC
mode
t2
SHUTDOWN
=0
0
=0
STANDBY
t4
t3
ACTIVE
STANDBY
SHUTDOWN
Figure 5. Power-up and Power-down Sequence
VCM current can be controlled via an I2C interface and VCM_CURRENT registers. Lens stack is connected to a
spring which causes a dampened ringing in the lens position when current is changed. This mechanical ringing is
compensated internally by generating an optimized ramp whenever the current value in the VCM_CURRENT
register is changed. This enables a fast autofocus algorithm and pleasant user experience.
Current in the VCM can be generated with a linear or PWM control. In linear mode the high side PMOS is
configured as a current source and current is set by the VCM_CURRENT control register. In PWM control the
VCM is driven with a half bridge driver. With PWM control the VCM current is increased by connecting the VCM
between VBAT and GND through the high side PMOS and then released to a freewheeling mode through the
sense resistor and low side NMOS. PWM mode switching frequency can be selected from 0.5 MHz up to 4 MHz
through a CONTROL register. PWM or linear mode can be selected with the PWM/LIN bit in the MODE register.
8
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
DRV201
www.ti.com
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
7.2 Functional Block Diagram
Cin
POR
10-bit
DAC
DIGITAL
GATE CONTROL
REFERENCE
PWM
OSCILLATOR
ERROR AMPLIFIER
VBAT
ISOURCE
VCM
REGISTERS
RINGING
COMPENSATION
SCL
ISINK
I2C
Rsense
SDA
GND
7.3 Feature Description
7.3.1 VCM Driver Output Stage Operation
Current in the VCM can be controlled with a linear or PWM mode output stage. Output stage is enabled in
ACTIVE mode which can be controlled through VCM_CURRENT control register and the output stage mode is
selected from MODE register bit PWM/LIN.
In linear mode the output PMOS is configured to a high side current source and current can be controlled from a
VCM_CURRENT registers.
In PWM control the VCM is driven with a half bridge driver. With PWM control the VCM current is increased by
connecting the VCM between VBAT and GND through the high side PMOS and then released to a freewheeling
mode through the sense resistor and low side NMOS. Current in the VCM is sensed with a 1-Ω sense resistor
which is connected into an error amplifier input where the other input is controlled by the 10-bit DAC output.
PWM mode switching frequency can be selected from 0.5 MHz up to 4 MHz through a CONTROL register. PWM
or linear mode can be selected with the PWM/LIN bit in the MODE register.
7.3.2 Ringing Compensation
VCM current can be controlled via an I2C interface and VCM_CURRENT registers. Lens stack is connected to a
spring which causes a dampened ringing in the lens position when current is changed. This mechanical ringing is
compensated internally by generating an optimized ramp whenever the current value in the VCM_CURRENT
register is changed. This enables a fast auto focus algorithm and pleasant user experience.
Ringing compensation is dependent on the VCM resonance frequency, and this can be controlled via
VCM_FREQ register (07h) from 50 Hz up 150 Hz. Table 1 shows the VCM_FREQ register setting for each
resonance frequency in 1-Hz steps. If more accurate resonance frequency is available, the control value can be
calculated with Equation 1.
Ringing compensation is designed in a way that it can tolerate ±30% frequency variation in the VCM resonance
frequency when 2/fVCM compensation is used and ±10% variation with 1/fVCM so only statistical data from the
VCM is needed in production.
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
9
DRV201
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
www.ti.com
Feature Description (continued)
Table 1. VCM Resonance Frequency Control Register (07h) Table
VCM
RESONANCE
FREQUENCY
[Hz]
10
VCM_FREQ[7:0] (07h)
DEC
BIN
VCM
RESONANCE
FREQUENCY
[Hz]
VCM_FREQ[7:0] (07h)
DEC
BIN
VCM
RESONANCE
FREQUENCY
[Hz]
VCM_FREQ[7:0] (07h)
DEC
BIN
50
0
0
84
154
10011010
118
220
11011100
51
7
111
85
157
10011101
119
222
11011110
52
14
1110
86
160
10100000
120
223
11011111
53
21
10101
87
162
10100010
121
224
11100000
54
27
11011
88
165
10100101
122
226
11100010
55
34
100010
89
167
10100111
123
227
11100011
56
40
101000
90
170
10101010
124
228
11100100
57
46
101110
91
172
10101100
125
229
11100101
58
52
110100
92
174
10101110
126
231
11100111
59
58
111010
93
177
10110001
127
232
11101000
60
63
111111
94
179
10110011
128
233
11101001
61
68
1000100
95
181
10110101
129
234
11101010
62
73
1001001
96
183
10110111
130
235
11101011
63
78
1001110
97
185
10111001
131
236
11101100
64
83
1010011
98
187
10111011
132
238
11101110
65
88
1011000
99
189
10111101
133
239
11101111
66
92
1011100
100
191
10111111
134
240
11110000
67
96
1100000
101
193
11000001
135
241
11110001
68
101
1100101
102
195
11000011
136
242
11110010
69
105
1101001
103
197
11000101
137
243
11110011
70
109
1101101
104
198
11000110
138
244
11110100
71
113
1110001
105
200
11001000
139
245
11110101
72
116
1110100
106
202
11001010
140
246
11110110
73
120
1111000
107
204
11001100
141
247
11110111
74
124
1111100
108
205
11001101
142
248
11111000
75
127
1111111
109
207
11001111
143
249
11111001
76
130
10000010
110
208
11010000
144
250
11111010
77
134
10000110
111
210
11010010
145
251
11111011
78
137
10001001
112
212
11010100
146
251
11111011
79
140
10001100
113
213
11010101
147
252
11111100
80
143
10001111
114
215
11010111
148
253
11111101
81
146
10010010
115
216
11011000
149
254
11111110
82
149
10010101
116
217
11011001
150
255
11111111
83
152
10011000
117
219
11011011
—
—
—
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
DRV201
www.ti.com
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
7.4 Device Functional Modes
7.4.1 Modes of Operation
SHUTDOWN If the driver detects SCL has a DC level below 0.63 V for duration of at least 0.5 ms, the driver will
enter SHUTDOWN mode. This is the lowest power mode of operation. The driver will remain in
SHUTDOWN for as long as SCL pin remain low.
STANDBY
If SCL goes from low to high the driver enters STANDBY mode and sets the default register values.
In this mode registers can be written to through the I2C interface. Device will be in STANDBY mode
when VCM_CURRENT register is set to zero. From ACTIVE mode the device will enter STANDBY
if the SW_RST bit of the CONTROL register is set. In this case all registers will be reset to default
values.
STANDBY mode is entered from ACTIVE mode if any of the following faults occur: Over
temperature protection fault (OTPF), VCM short (VCMS), or VCM open (VCMO). When
STANDBY mode is entered due to a fault condition current register is cleared.
ACTIVE
The device is in ACTIVE mode whenever the VCM_CURRENT control is set to something else
than zero through the I2C interface. In ACTIVE mode VCM driver output stage is enabled all the
time resulting in higher power consumption. The device remains in ACTIVE mode until the
SW_RST bit in the CONTROL register is set, SCL is pulled low for duration of 0.5 ms,
VCM_CURRENT control is set to zero, or any of the following faults occur: Over temperature
protection fault (OTPF), VCM short (VCMS), or VCM open (VCMO). If ACTIVE mode is entered
after fault the status register is automatically cleared.
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
11
DRV201
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
www.ti.com
7.5 Programming
7.5.1 I2C Bus Operation
The I2C bus is a communications link between a controller and a series of slave terminals. The link is established
using a two-wired bus consisting of a serial clock signal (SCL) and a serial data signal (SDA). The serial clock is
sourced from the controller in all cases where the serial data line is bi-directional for data communication
between the controller and the slave terminals. Each device has an open drain output to transmit data on the
serial data line. An external pullup resistor must be placed on the serial data line to pull the drain output high
during data transmission.
The DRV201 hosts a slave I2C interface that supports data rates up to 400 kbit/s and auto-increment addressing
and is compliant to I2C standard 3.
DRV201 supports four different read and two different write operations: single read from a defined location,
single read from a current location, sequential read starting from a defined location, sequential read from current
location, single write to a defined location, sequential write starting from a defined location. All different read and
write operations are described below.
7.5.1.1 Single Write to a Defined Location
Figure 6 shows the format of a single write to a defined register. First, the master issues a start condition
followed by a seven-bit I2C address. Next, the master writes a zero to conduct a write operation. Upon receiving
an acknowledge from the slave, the master writes the eight-bit register number across the bus. Following a
second acknowledge, DRV201 sets the I2C register to a defined value and the master writes the eight-bit data
value across the bus. Upon receiving a third acknowledge, DRV201 auto increments the internal I2C register
number by one and the master issues a stop condition. This action concludes the register write.
ACK
DATA
M+1
STOP
REGISTER NUMBER
M
REGISTER NUMBER M
ACK
DRV201 ADDRESS 0
0 0 0 1 1 1 0
ACK
START
CURRENT REGISTER NUMBER K
SINGLE WRITE TO A DEFINED LOCATION
Figure 6. Single Write
7.5.1.2 Single Read from a Defined Location and Current Location
Figure 7 shows the format of a single read from a defined location. First, the master issues a start condition
followed by a seven-bit I2C address. Next, the master writes a zero to conduct a write operation. Upon receiving
an acknowledge from the slave, the master writes the eight-bit register number across the bus. Following a
second acknowledge, DRV201 sets the internal I2C register number to a defined value. Then the master issues a
repeat start condition and a seven-bit I2C address followed by a one to conduct a read operation. Upon receiving
a third acknowledge, the master releases the bus to the DRV201. The DRV201 then writes the eight-bit data
value from the register across the bus. The master acknowledges receiving this byte and issues a stop condition.
This action concludes the register read.
DATA
M+1
ACK
STOP
DRV201 ADDRESS 1
0 0 0 1 1 1 0
ACK
REGISTER NUMBER
M
ACK
REGISTER NUMBER M
START
DRV201 ADDRESS 0
0 0 0 1 1 1 0
ACK
START
CURRENT REGISTER NUMBER K
Figure 7. Single Read from a Defined Location
Figure 8 shows the single read from the current location. If the read command is issued without defining the
register number first, DRV201 writes out the data from the current register from the device memory.
12
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
DRV201
www.ti.com
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
Programming (continued)
DRV201 ADDRESS 1
0 0 0 1 1 1 0
ACK
STOP
DATA
K+2
ACK
START
REGISTER NUMBER K+1
ACK
STOP
DRV201 ADDRESS 1
0 0 0 1 1 1 0
ACK
START
CURRENT REGISTER NUMBER K
DATA
Figure 8. Single Read from the Current Location
7.5.1.3 Sequential Read and Write
Sequential read and write allows simple and fast access to DRV201 registers. Figure 9 shows sequential read
from a defined location. If the master doesn’t issue a stop condition after giving ACK, DRV201 auto increments
the register number and writes the data from the next register.
REGISTER NUMBER M+L-1
DATA
M+L
ACK
STOP
DATA
K+2
ACK
REGISTER NUMBER M+1
ACK
DRV201 ADDRESS 1
0 0 0 1 1 1 0
ACK
REGISTER NUMBER
M
ACK
REGISTER NUMBER M
START
DRV201 ADDRESS 0
0 0 0 1 1 1 0
ACK
START
CURRENT REGISTER NUMBER K
DATA
L bytes of DATA
Figure 9. Sequential Read from a Defined Location
Figure 10 shows the sequential write. If the master doesn’t issue a stop condition after giving ACK, DRV201 auto
increments it’s register by one and the master can write to the next register.
DATA
REGISTER NUMBER M+L-1
M+L
ACK
STOP
DATA
M+2
ACK
REGISTER NUMBER
M
REGISTER NUMBER M+1
ACK
REGISTER NUMBER M
ACK
DRV201 ADDRESS 0
0 0 0 1 1 1 0
ACK
START
CURRENT REGISTER NUMBER K
DATA
L bytes of DATA
Figure 10. Sequential Write
If read is started without writing the register value first, DRV201 writes out data from the current location. If the
master doesn’t issue a stop condition after giving ACK, DRV201 auto increments the I2C register and writes out
the data. This continues until the master issues a stop condition. This is shown in Figure 11.
REGISTER NUMBER K+L-1
DATA
K+L
ACK
STOP
DATA
K+2
ACK
DATA
REGISTER NUMBER K+1
ACK
DRV201 ADDRESS 1
0 0 0 1 1 1 0
ACK
START
CURRENT REGISTER NUMBER K
L bytes of DATA
Figure 11. Sequential Read Starting from a Current Location
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
13
DRV201
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
www.ti.com
Programming (continued)
7.5.2 I2C Device Address, Start and Stop Condition
Data transmission is initiated with a start bit from the controller as shown in Figure 12. The start condition is
recognized when the SDA line transitions from high to low during the high portion of the SCL signal. Upon
reception of a start bit, the device will receive serial data on the SDA input and check for valid address and
control information. SDA data is latched by DRV201 on the rising edge of the SCL line. If the appropriate device
address bits are set for the device, DRV201 issues the ACK by pulling the SDA line low on the next falling edge
after 8th bit is latched. SDA is kept low until the next falling edge of the SCL line.
Data transmission is completed by either the reception of a stop condition or the reception of the data word sent
to the device. A stop condition is recognized as a low to high transition of the SDA input during the high portion
of the SCL signal. All other transitions of the SDA line must occur during the low portion of the SCL signal. An
acknowledge is issued after the reception of valid address, sub-address and data words. Reference Figure 13.
...
SDA
SCL
1
2
3
4
5
START CONDITION
6
7
8
...
9
STOP CONDITION
ACKNOWLEDGE
2
Figure 12. I C Start/Stop/Acknowledge Protocol
tLOW
tr
tH(STA)
tf
SCL
tH(STA)
tH(DAT)
tHIGH
tS(DAT)
tS(STO)
tS(STA)
SDA
t(BUF)
P
S
S
P
Figure 13. I2C Data Transmission Protocol
14
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
DRV201
www.ti.com
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
7.6 Register Maps
7.6.1 Register Address Map
DEFAULT
VALUE
REGISTER
ADDRESS (HEX)
NAME
1
2
3
4
5
6
7
01
02
03
04
05
06
07
not used
CONTROL
VCM_CURRENT_MSB
VCM_CURRENT_LSB
STATUS
MODE
VCM_FREQ
0000 0010
0000 0000
0000 0000
0000 0000
0000 0000
1000 0011
DESCRIPTION
Control register
Voice coil motor MSB current control
Voice coil motor LSB current control
Status register
Mode register
VCM resonance frequency
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
7.6.2 Control Register (Control) Address – 0x02h
Figure 14. Control Register (Control) Address – 0x02h Map
DATA BIT
FIELD NAME
READ/WRITE
RESET VALUE
D7
not used
R
0
D6
not used
R
0
D5
not used
R
0
D4
not used
R
0
D3
not used
R
0
D2
not used
R
0
D1
EN_RING
R/W
1
D0
RESET
R/W
0
Table 2. Bit Definitions
FIELD NAME
BIT DEFINITION
Forced software reset (reset all registers to default values) and device goes into STANDBY. RESET
bit is automatically cleared when written high.
RESET
0 – inactive
1 – device goes to STANDBY
Enables ringing compensation.
EN_RING
0 – disabled
1 – enabled
7.6.3 VCM MSB Current Control Register (VCM_Current_MSB) Address – 0x03h
Figure 15. VCM MSB Current Control Register (VCM_Current_MSB) Address – 0x03h Map
DATA BIT
FIELD NAME
READ/WRITE
RESET VALUE
D7
not used
R
0
D6
not used
R
0
D5
not used
R
0
D4
not used
R
0
D3
not used
R
0
D2
not used
R
0
D1
D0
VCM_CURRENT[9:8]
R/W
0
0
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
15
DRV201
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
www.ti.com
Table 3. Bit Definitions
FIELD NAME
BIT DEFINITION
VCM current control
00 0000 0000b – 0 mA
00 0000 0001b – 0.1 mA
00 0000 0010b – 0.2 mA
…
11 1111 1110b – 102.2 mA
VCM_CURRENT[9:8]
11 1111 1111b – 102.3 mA
NOTE
When
setting
the
current
in
DRV201
both
VCM_CURRENT_MSB
and
VCM_CURRENT_LSB
registers have to be updated. DRV201 starts updates the
current after LSB register write is completed.
7.6.4 VCM LSB Current Control Register (VCM_Current_LSB) Address – 0x04h
Figure 16. VCM LSB Current Control Register (VCM_Current_LSB) Address – 0x04h Map
DATA BIT
FIELD NAME
READ/WRITE
RESET VALUE
D7
D6
D5
0
0
0
D4
D3
VCM_CURRENT[7:0]
R/W
0
0
D2
D1
D0
0
0
0
Table 4. Bit Definitions
FIELD NAME
BIT DEFINITION
VCM current control
00 0000 0000b – 0 mA
00 0000 0001b – 0.1 mA
00 0000 0010b – 0.2 mA
…
11 1111 1110b – 102.2 mA
VCM_CURRENT[7:0]
11 1111 1111b – 102.3 mA
NOTE
When
setting
the
current
in
DRV201
both
VCM_CURRENT_MSB
and
VCM_CURRENT_LSB
registers have to be updated. DRV201 starts updates the
current after LSB register write is completed.
7.6.5 Status Register (Status) Address – 0x05h
Figure 17. Status Register (Status) Address – 0x05h Map (1)
DATA BIT
FIELD NAME
READ/WRITE
RESET VALUE
(1)
16
D7
not used
R
0
D6
not used
R/WR
0
D5
not used
R
0
D4
TSD
R
0
D3
VCMS
R
0
D2
VCMO
R
0
D1
UVLO
R
0
D0
OVC
R
0
Status bits are cleared when device changes it’s state from standby to active. If TSD was tripped the device goes into Standby and will
not allow the transition into Active until the device cools down and TSD is cleared.
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
DRV201
www.ti.com
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
Table 5. Bit Definitions
FIELD NAME
BIT DEFINITION
OVC
Over current detection
UVLO
Undervoltage Lockout
VCMO
Voice coil motor open detected
VCMS
Voice coil motor short detected
TSD
Thermal shutdown detected
7.6.6 Mode Register (Mode) Address – 0x06h
Figure 18. Mode Register (Mode) Address – 0x06h Map
DATA BIT
D7
D6
D5
FIELD NAME
not used
not used
not used
READ/WRITE
RESET VALUE
R
0
R
0
R
0
D4
D3
D2
PWM_FREQ[2:0]
R/W
0
R/W
0
D1
PWM/LIN
R/W
0
R/W
0
D0
RING_MO
DE
R/W
0
Table 6. Bit Definitions
FIELD NAME
BIT DEFINITION
Ringing compensation settling time
RING_MODE
0 – 2x(1/fVCM)
1 – 1x(1/fVCM)
Driver output stage in linear or PWM mode
PWM/LIN
0 – PWM mode
1 – Linear mode
Output stage PWM switching frequency
000 – 0.5 MHz
001 – 1 MHz
010 – N/A
PWM_FREQ[2:0]
011 – 2 MHz
100 – N/A
101 – 4.8 MHz
110 – 6.0 MHz
111 – 4 MHz
7.6.7 VCM Resonance Frequency Register (VCM_FREQ) Address – 0x07h
Figure 19. VCM Resonance Frequency Register (VCM_FREQ) Address – 0x07h Map
DATA BIT
FIELD NAME
READ/WRITE
RESET VALUE
D7
D6
D5
1
0
0
D4
D3
VCM_FREQ[7:0]
R/W
0
0
D2
D1
D0
0
1
1
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
17
DRV201
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
www.ti.com
Table 7. Bit Definitions
FIELD NAME
BIT DEFINITION
VCM mechanical ringing frequency for the ringing compensation can be selected with the below
formula. The formula gives the VCM_FREQ[7:0] register value in decimal which should be rounded to
the nearest integer.
VCM_FREQ[7:0]
VCM _ FREQ = 383 -
19200
Fres
(1)
Default VCM mechanical ringing frequency is 76.4 Hz.
VCM _ FREQ = 383 -
18
19200
= 131.69 Þ 132 Þ '1000 0011'
76.4
Submit Documentation Feedback
(2)
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
DRV201
www.ti.com
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The DRV201 device is a voice coil motor driver designed for camera auto focus control. The device allows for a
highly efficient PWM current control for VCM, while reducing lens ringing in order to significantly lower the time
needed for the lens to auto focus. The following design is a common application of the DRV201 device.
8.1.1 VCM Mechanical Ringing Frequency
Ringing compensation is dependent on the VCM resonance frequency, and this can be controlled through the
VCM_FREQ register (07h) from 50 Hz up to 150 Hz. VCM mechanical ringing frequency for the ringing
compensation can be selected using Equation 3. The formula gives the VCM_FREQ[7:0] register value in
decimal which should be rounded to the nearest integer.
19200
VCM _ FREQ = 383 Fres
(3)
Default VCM mechanical ringing frequency is 76.4 Hz.
19200
VCM _ FREQ = 383 = 131.69 Þ 132 Þ '1000 0011'
76.4
(4)
8.2 Typical Application
DRV201
VBAT ISOURCE
+
VCM
Vin
1µF
SCL
ISINK
SDA
GND
±
To/From a
controller
Figure 20. Typical Application Schematic
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
19
DRV201
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
www.ti.com
Typical Application (continued)
8.2.1 Design Requirements
Table 8. Design Parameters
DESIGN PARAMETER
REFERENCE
EXAMPLE VALUE
Supply voltage
Vin
3.7
Motor Winding
Resistance
RL
15 Ω
Motor Winding
Inductance
IL
100 µH
Actuator Size
8.5 x 8.5 x 3.4 (mm)
Lens in the VCM
M6 (Pitch: 0.35)
Weight of VCM
75 mg
TTL
4.2 mm
FB
1.1 mm
8.2.2 Detailed Design Procedure
8.2.2.1 User Example 1
In Figure 21, lens settling time and settling window shows how lens control is defined. Below is an example
case how the lens is controlled and what settling time is achieved:
Measured VCM resonance frequency = 100 Hz
• According to Table 1, VCM_FREQ[7:0] = ‘10111111’ (reg 0x07h)
VCM resonance frequency, fVCM, variation is within ±10% (minimum 90 Hz, maximum 110 Hz)
• 1/fVCM ringing compensation is used : RING_MODE = ‘1’ (reg 0x06h)
Stepping the lens by 50 µm
• The lens is settled into a ±5-µm window within 10 ms (1/fVCM)
8.2.2.2 User Example 2
If the case is otherwise exactly the same, but VCM resonance frequency cannot be guaranteed to stay at more
than ±30% variation, slower ringing compensation should be used:
Measured VCM resonance frequency = 100 Hz
• According to Table 1, VCM_FREQ[7:0] = ‘10111111’ (reg 0x07h)
VCM resonance frequency, fVCM, variation is within ±30% (minimum 70 Hz, maximum 130 Hz)
• 2/fVCM ringing compensation is used : RING_MODE = ‘0’ (reg 0x06h)
Stepping the lens by 50 µm
• The lens is settled into a ±5-µm window within 20 ms (2/fVCM)
20
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
DRV201
www.ti.com
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
±10% step
size window
Lens position
step size
settling time
Time
Figure 21. Lens Settling Time and Settling Window
8.2.3 Application Curves
Figure 22. Lens Positions With and Without Ringing
Compensation With 100-µm Step on the Lens Position
Figure 23. Lens Positions With and Without Ringing
Compensation With 100-µm Step on the Lens Position,
Zoomed In
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
21
DRV201
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
www.ti.com
Figure 24. Lens Positions With and Without Ringing
Compensation With 30-µm Step on the Lens Position
Figure 25. Lens Positions With and Without Ringing
Compensation With 30-µm Step on the Lens Position,
Zoomed In
9 Power Supply Recommendations
The DRV201 device is designed to operate from an input voltage supply, VBAT, range between 2.5 and 4.8 V.
The user must place at least a 1-uF ceramic bypass capacitor rated for a minimum of 6.3 V as close as possible
to VBAT and GND pin.
10 Layout
10.1 Layout Guidelines
The VBAT pin should be bypassed to GND using a low-ESR ceramic bypass capacitor with a recommended
value of at least 1-µF rated for a minimum of 6.3 V. Place this capacitor as close to the VBAT and GND pins as
possible with a thick trace or ground plane connection to the device GND pin.
10.2 Layout Example
1µF
Figure 26. Recommended Layout Example
22
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
DRV201
www.ti.com
SLVSB25C – AUGUST 2011 – REVISED JUNE 2015
11 Device and Documentation Support
11.1 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.2 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
11.3 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.4 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DRV201
23
PACKAGE OPTION ADDENDUM
www.ti.com
11-Jan-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
DRV201YFMR
ACTIVE
DSLGA
YFM
6
3000
RoHS & Green
CUNIPD
Level-1-260C-UNLIM
-40 to 85
DRV201YFMT
ACTIVE
DSLGA
YFM
6
250
RoHS & Green
CUNIPD
Level-1-260C-UNLIM
-40 to 85
DRV201YMBR
ACTIVE
PICOSTAR
YMB
6
3000
RoHS & Green
CUNIPD
Level-1-260C-UNLIM
-40 to 85
201
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
