LM3310
www.ti.com
SNVS341E – AUGUST 2005 – REVISED MAY 2013
LM3310 Step-Up PWM DC/DC Converter with Integrated Op-Amp and Gate Pulse
Modulation Switch
Check for Samples: LM3310
FEATURES
DESCRIPTION
•
•
•
•
The LM3310 is a step-up DC/DC converter integrated
with an Operational Amplifier and a gate pulse
modulation switch. The boost (step-up) converter is
used to generate an adjustable output voltage and
features a low RDSON internal switch for maximum
efficiency. The operating frequency is selectable
between 660kHz and 1.28MHz allowing for the use of
small external components. An external soft-start pin
enables the user to tailor the soft-start time to a
specific application and limit the inrush current. The
Op-Amp is capable of sourcing/sinking 135mA of
current (typical). The gate pulse modulation switch
can operate with a VGH voltage of 5V to 30V. The
LM3310 is available in a low profile 24-lead WQFN
package.
1
2
•
•
•
•
•
•
Boost Converter with a 2A, 0.18Ω Switch
Boost Output Voltage Adjustable up to 20V
Operating Voltage Range of 2.5V to 7V
660kHz/1.28MHz Pin Selectable Switching
Frequency
Adjustable Soft-Start Function
Input Undervoltage Protection
Over Temperature Protection
Integrated Op-Amp
Integrated Gate Pulse Modulation (GPM)
Switch
24-Lead WQFN Package
APPLICATIONS
•
•
TFT Bias Supplies
Portable Applications
Typical Application Circuit
D2
D3
VOH = 2 X VOUT
C1
L
VIN
C2
D1
V OUT
R1
SHDN
FREQ
VIN
SW
R2
POS
V DD
NEG
OUT
C IN
RFB1
AVIN
LM3310
VFLK
VDPM
C OUT
FB
SS
VGHM
RFB2
VC
VGH
RE
CE
AGND
PGND
RC
C SS
RE
CE
CC
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2005–2013, Texas Instruments Incorporated
LM3310
SNVS341E – AUGUST 2005 – REVISED MAY 2013
www.ti.com
Connection Diagram
VGH
RE
CE
PGND
FB
SHDN
24
23
22
21
20
19
Top View
NC
1
18
SW
VGHM
2
17
VIN
VFLK
3
16
FREQ
VDPM
4
15
VC
VDD
5
14
SS
AVIN
6
13
NC
7
8
9
10
11
12
OUT
NEG
POS
AGND
NC
NC
LM3310
Figure 1. WQFN-24 Package
See Package Number RTW0024A
θJA=37°C/W
Pin Descriptions
2
Pin
Name
1
NC
Function
2
VGHM
Output of GPM circuit. This output directly drives the supply for the gate driver circuits.
3
VFLK
Determines when the TFT LCD is on or off. This is controlled by the timing controller in the LCD
module.
4
VDPM
VDPM pin is the enable signal for the GPM block. Pulling this pin high enables the GPM while
pulling this pin low disables it. VDPM is used for timing sequence control.
5
VDD
Reference input for gate pulse modulation (GPM) circuit. The voltage at VDD is used to set the lower
VGHM voltage. If the GPM function is not used connect VDD to VIN.
6
AVIN
Op-Amp analog power input.
7
OUT
Output of the Op-Amp.
8
NEG
Negative input terminal of the Op-Amp.
9
POS
Positive input terminal of the Op-Amp.
10
AGND
11
NC
Not internally connected. Leave pin open.
12
NC
Not internally connected. Leave pin open.
13
NC
Not internally connected. Leave pin open.
14
SS
Boost converter soft start pin.
15
VC
Boost compensation network connection. Connected to the output of the voltage error amplifier.
16
FREQ
Not internally connected. Leave pin open.
Analog ground for the step-up regulator, LDO, and Op-Amp. Connect directly to DAP and PGND
beneath the device.
Switching frequency select input. Connect this pin to VIN for 1.28MHz operation and AGND for
660kHz operation.
17
VIN
Boost converter and GPM power input.
18
SW
Boost power switch input. Switch connected between SW pin and PGND pin.
19
SHDN
20
FB
21
PGND
Shutdown pin. Active low, pulling this pin low disable the LM3310.
Boost output voltage feedback input.
Power Ground. Source connection of the step-up regulator NMOS switch and ground for the GPM
circuit. Connect AGND and PGND directly to the DAP beneath the device.
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
LM3310
www.ti.com
SNVS341E – AUGUST 2005 – REVISED MAY 2013
Pin Descriptions (continued)
Pin
Name
22
CE
Connect capacitor from this pin to AGND.
Function
23
RE
Connect a resistor between RE and PGND.
24
VGH
GPM power supply input. VGH range is 5V to 30V.
DAP
Die Attach Pad. Internally connected to GND. Connect AGND and PGND pins directly to this pad
beneath the device.
Block Diagrams
Boost Converter
V IN
17
16
FREQ
SW
Current
Sense
V IN
Dcomp
PWM
Comp
+
V IN
+
-
ISS
D REF
FB
-
20
BG
V
C
+
REF
V IN
-
UVP REF
+
BG
+
T REF
-
14
osc
LLcomp
Driver
+
15
SS
Softstart
-
EAMP
18
S
UVP
Comp
Q
N1
R
TSD
Comp
BG
Bandgap
Reset
SHDN
19
350 k:
AGND
PGND
AGND
10
PGND
21
Figure 2.
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
3
LM3310
SNVS341E – AUGUST 2005 – REVISED MAY 2013
www.ti.com
GPM Block
2x or 3x Charge
Pump
VGH
24
VDPM
P2
4
VGHM
350 k:
2
PGND
P3
RE
V IN
23
1 k:
ICE
CE
+
22
CE
RE
N2
-
BG
PGND
PGND
9R
BG
AGND
R1
+
V DD
x
-
5
Reset
N3
VFLK
R
AGND
R2
3
AGND
PGND
AGND
350 k:
AGND
PGND
AGND
PGND
10
21
Figure 3.
Op-Amp
AV IN
6
Reset
POS
9
+
NEG
8
-
OUT
7
AGND
10
Figure 4.
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
4
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
LM3310
www.ti.com
SNVS341E – AUGUST 2005 – REVISED MAY 2013
Absolute Maximum Ratings
(1) (2)
VIN
7.5V
SW Voltage
21V
FB Voltage
VC Voltage
VIN
(3)
1.265V ± 0.3V
SHDN Voltage
7.5V
FREQ
VIN
AVIN
14.5V
Amplifier Inputs/Output
Rail-to-Rail
VGH Voltage
31V
VGHM Voltage
VGH
VFLK, VDPM, VDD Voltage
CE Voltage
7.5V
(3)
1.265 + 0.3V
RE Voltage
VGH
Maximum Junction Temperature
150°C
Power Dissipation (4)
Internally Limited
Lead Temperature
300°C
Vapor Phase (60 sec.)
215°C
Infrared (15 sec.)
220°C
ESD Susceptibility
(5)
Human Body Model
(1)
(2)
(3)
(4)
(5)
2kV
Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the
device is intended to be functional, but device parameter specifications may not be ensured. For specifications and test conditions, see
the Electrical Characteristics.
If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and
specifications.
Under normal operation the VC and CE pins may go to voltages above this value. The maximum rating is for the possibility of a voltage
being applied to the pin, however the VC and CE pins should never have a voltage directly applied to them.
The maximum allowable power dissipation is a function of the maximum junction temperature, TJ(MAX), the junction-to-ambient thermal
resistance, θJA, and the ambient temperature, TA. See the Electrical Characteristics table for the thermal resistance of various layouts.
The maximum allowable power dissipation at any ambient temperature is calculated using: PD (MAX) = (TJ(MAX) − TA)/θJA. Exceeding
the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown.
The human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin per JEDEC standard JESD22-A114.
Operating Conditions
Operating Junction Temperature Range
(1)
−40°C to +125°C
−65°C to +150°C
Storage Temperature
Supply Voltage
2.5V to 7V
Maximum SW Voltage
20V
VGH Voltage Range
5V to 30V
Op-Amp Supply, AVIN
4V to 14V
(1)
All limits specified at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are
100% production tested. All limits at temperature extremes are specified via correlation using standard Statistical Quality Control (SQC)
methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
5
LM3310
SNVS341E – AUGUST 2005 – REVISED MAY 2013
www.ti.com
Electrical Characteristics
Specifications in standard type face are for TJ = 25°C and those with boldface type apply over the full Operating
Temperature Range ( TJ = −40°C to +125°C). Unless otherwise specified, VIN =2.5V and IL = 0A.
Typ (2)
Max (1)
FB = 2V (Not Switching)
690
1100
VSHDN = 0V
0.04
0.5
8.5
660kHz Switching
2.1
2.8
1.28MHz Switching
3.1
4.0
1.231
1.263
1.287
V
-0.26
0.089
0.42
%/V
2.0
2.6
27
160
nA
Parameter
IQ
Test Conditions
Quiescent Current
Min (1)
Units
µA
mA
VFB
Feedback Voltage
%VFB/ΔVIN
Feedback Voltage Line
Regulation
ICL
Switch Current Limit
(3)
IB
FB Pin Bias Current
(5)
ISS
SS Pin Current
8.5
11
13.5
µA
VSS
SS Pin Voltage
1.20
1.24
1.28
V
VIN
Input Voltage Range
7
V
gm
Error Amp Transconductance
74
133
µmho
AV
Error Amp Voltage Gain
DMAX
Maximum Duty Cycle
fS
Switching Frequency
ISHDN
Shutdown Pin Current
2.5V ≤ VIN ≤ 7V
(4)
2.5
ΔI = 5µA
26
69
fS = 660kHz
80
91
fS = 1.28MHz
80
89
FREQ = Ground
440
660
FREQ = VIN
1.0
%
760
kHz
MHz
1.28
1.5
8
13.5
VSHDN = 0.3V
1
2
0.03
5
µA
0.18
0.35
Ω
Switch Leakage Current
VSW = 20V
RDSON
Switch RDSON
ISW = 500mA
ThSHDN
SHDN Threshold
Output High, VIN = 2.5V to 7V
1.4
Output Low, VIN = 2.5V to 7V
IFREQ
V/V
VSHDN = 2.5V
IL
UVP
A
0.4
2.5
2.4
µA
V
Undervoltage Protection
Threshold
On Threshold (Switch On)
Off Threshold (Switch Off)
2.3
2.1
FREQ Pin Current
FREQ = VIN = 2.5V
2.7
13.5
µA
V
Operational Amplifier
VOS
Input Offset Voltage
Buffer configuration, VO =
AVIN/2, no load
5.7
15
mV
IB
Input Bias Current (POS Pin)
Buffer configuration, VO =
AVIN/2, no load (5)
200
550
nA
0.001
0.03
VOUT Swing
Buffer, RL=2kΩ, VO min.
Buffer, RL=2kΩ, VO max.
AVIN
Supply Voltage
Is+
Supply Current
Buffer, VO = AVIN/2, No Load
IOUT
Output Current
Source
Sink
7.9
7.97
4
V
14
V
1.5
7.8
mA
90
138
195
105
135
175
mA
Gate Pulse Modulation
VFLK
VFLK Voltage Levels
Rising edge threshold
Falling edge threshold
(1)
(2)
(3)
(4)
(5)
6
1.4
0.4
V
All limits specified at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are
100% production tested. All limits at temperature extremes are specified via correlation using standard Statistical Quality Control (SQC)
methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).
Typical numbers are at 25°C and represent the most likely norm.
Duty cycle affects current limit due to ramp generator.
Current limit at 0% duty cycle. See Typical Performance Characteristics section for Switch Current Limit vs. VIN
Bias current flows into pin.
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
LM3310
www.ti.com
SNVS341E – AUGUST 2005 – REVISED MAY 2013
Electrical Characteristics (continued)
Specifications in standard type face are for TJ = 25°C and those with boldface type apply over the full Operating
Temperature Range ( TJ = −40°C to +125°C). Unless otherwise specified, VIN =2.5V and IL = 0A.
Parameter
VDPM
VDD(TH)
IVFLK
IVDPM
IVGH
VDPM Voltage Levels
VDD Threshold
VFLK Current
VDPM Current
VGH Bias Current
Test Conditions
Min (1)
Typ (2)
Rising edge threshold
Max (1)
Units
1.4
Falling edge threshold
0.4
VGHM = 30V
2.8
3
3.3
VGHM = 5V
0.4
0.5
0.7
VFLK = 1.5V
4.8
11
VFLK = 0.3V
1.1
2.5
VDPM = 1.5V
4.8
11
VDPM = 0.3V
1.1
2.5
VGH = 30V, VFLK High
59
300
VGH = 30V, VFLK Low
11
35.5
RVGH-VGHM
VGH to VGHM Resistance
20mA Current, VGH = 30V
14
28.5
RVGHM-RE
VGHM to RE Resistance
20mA Current, VGH = VGHM
= 30V
27
55
RVGHM(OFF)
VGH Resistance
VDPM is Low, VGHM = 2V
ICE
CE Current
CE = 0V
VCE(TH)
CE Voltage Threshold
V
V
µA
µA
µA
Ω
1.2
1.7
kΩ
7
11
16
µA
1.16
1.22
1.34
V
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
7
LM3310
SNVS341E – AUGUST 2005 – REVISED MAY 2013
www.ti.com
Typical Performance Characteristics
SHDN Pin Current
vs.
SHDN Pin Voltage
30
SS Pin Current
vs.
Input Voltage
12.0
11.8
SS PIN CURRENT (PA)
SHDN PIN CURRENT (PA)
25
T = -40°C
J
20
15
TJ = 25°C
10
TJ = 125°C
11.6
TJ = 25°C
11.4
11.2
TJ = -40°C
11.0
10.8
TJ = 125°C
5
10.6
0
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
5.0
5.5
6.0
6.5
10.4
2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0
7.0
INPUT VOLTAGE (V)
SHDN PIN VOLTAGE (V)
Figure 5.
Figure 6.
FREQ Pin Current
vs.
Input Voltage
FB Pin Current
vs.
Temperature
7.0
60
FB = 1.265V
6.0
50
TJ = -40°C
FB PIN CURRENT (nA)
FREQ PIN CURRENT (PA)
6.5
5.5
5.0
4.5
TJ = 25°C
4.0
3.5
3.0
TJ = 125°C
2.5
40
30
V IN = 2.5V
20
V IN = 7.0V
10
2.0
0
-40 -25 -10 5 20 35 50 65 80 95 110 125
1.5
2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0
INPUT VOLTAGE (V)
JUNCTION TEMPERATURE (°C)
Figure 7.
Figure 8.
CE Pin Current
vs.
Input Voltage
VDPM Pin Current
vs.
VDPM Pin Voltage
25
13.4
12.4
20
VDPM PIN CURRENT (PA)
CE PIN CURRENT (PA)
12.9
TJ = 25°C
11.9
11.4
TJ = 125°C
T = -40°C
J
15
TJ = 25°C
10
TJ = 125°C
5
10.9
TJ = -40°C
10.4
2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0
INPUT VOLTAGE (V)
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
5.0
5.5
6.0
6.5
7.0
VDPM PIN VOLTAGE (V)
Figure 9.
8
0
Figure 10.
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
LM3310
www.ti.com
SNVS341E – AUGUST 2005 – REVISED MAY 2013
Typical Performance Characteristics (continued)
VFLK Pin Current
vs.
VFLK Pin Voltage
25
660kHz Switching Quiescent Current
vs.
Input Voltage
4.0
TJ = -40oC
3.8
3.6
SWITCHING IQ (mA)
VFLK PIN CURRENT (PA)
20
T = -40°C
J
15
TJ = 25°C
10
TJ = 125°C
5
TJ = 25oC
3.4
3.2
3.0
2.8
TJ = 125oC
2.6
2.4
2.2
2.0
0
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
5.0
5.5
6.0
6.5
1.8
2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0
7.0
INPUT VOLTAGE (V)
VFLK PIN VOLTAGE (V)
Figure 11.
Figure 12.
1.28MHz Switching Quiescent Current
vs.
Input Voltage
660kHz Switching Quiescent Current
vs.
Temperature
4.2
6.75
4.0
5.75
5.25
4.75
4.25
VIN = 7.0V
3.8
SWITCHING IQ (mA)
SWITCHING IQ (mA)
6.25
TJ = 25°C
TJ = -40°C
TJ = 125°C
3.75
3.6
3.4
3.2
3.0
2.8
2.6
2.4
2.2
3.25
VIN = 2.5V
2.0
2.75
2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0
1.8
-40 -25 -10 5 20 35 50 65 80 95 110 125
INPUT VOLTAGE (V)
JUNCTION TEMPERATURE (oC)
Figure 13.
Figure 14.
1.28MHz Switching Quiescent Current
vs.
Temperature
660kHz Switching Frequency
vs.
Temperature
6.8
610
6.4
V IN = 7.0V
SWITCHING FREQUENCY (kHz)
SWITCHING IQ (mA)
6.0
5.6
5.2
4.8
4.4
4.0
3.6
V IN = 2.5V
3.2
2.8
-40 -25 -10 5 20 35 50 65 80 95 110 125
600
VIN = 7.0V
590
VIN = 2.5V
580
570
560
550
-40 -25 -10 5 20 35 50 65 80 95 110 125
JUNCTION TEMPERATURE (oC)
JUNCTION TEMPERATURE (°C)
Figure 15.
Figure 16.
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
9
LM3310
SNVS341E – AUGUST 2005 – REVISED MAY 2013
www.ti.com
Typical Performance Characteristics (continued)
Switch Current Limit
vs.
Input Voltage
1.38
2.32
1.36
2.3
SWITCH CURRENT LIMIT (A)
SWITCHING FREQUENCY (MHz)
1.28MHz Switching Frequency
vs.
Temperature
1.34
V IN = 7.0V
1.32
1.30
1.28
1.26
V IN = 2.5V
1.24
1.22
1.20
1.18
VOUT = 8V
2.28
2.26
2.24
2.22
2.2
2.18
VOUT = 10V
2.16
2.14
1.16
2.12
2.7
-40 -25 -10 5 20 35 50 65 80 95 110 125
3.3
3.9
JUNCTION TEMPERATURE (°C)
4.5
5.1
5.7
6.3
6.9
INPUT VOLTAGE (V)
Figure 17.
Figure 18.
Non-Switching Quiescent Current
vs.
Input Voltage
GPM Disabled
Non-Switching Quiescent Current
vs.
Input Voltage
GPM Enabled
1.20
0.84
GPM Enabled
GPM Disabled
T = -40°C
J
1.17
NON-SWITCHING IQ (mA)
NON-SWITCHING IQ (mA)
0.81
T = -40°C
J
0.78
T = 25°C
J
0.75
0.72
1.14
1.11
1.08
T = 25°C
J
1.05
1.02
T = 125°C
J
0.99
0.69
0.96
T = 125°C
J
0.66
2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0
0.93
2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0
INPUT VOLTAGE (V)
INPUT VOLTAGE (V)
Figure 19.
Figure 20.
Non-Switching Quiescent Current
vs.
Temperature
GPM Disabled
Non-Switching Quiescent Current
vs.
Temperature
GPM Enabled
1.23
0.84
GPM Disabled
NON-SWITCHING IQ (mA)
NON-SWITCHING IQ (mA)
0.81
VIN = 7.0V
0.78
GPM Enabled
1.20
0.75
0.72
VIN = 2.5V
0.69
1.17
VIN = 7.0V
1.14
1.11
1.08
1.05
1.02
VIN = 2.5V
0.99
0.96
0.66
-40 -25 -10 5
20 35 50 65 80 95 110 125
JUNCTION TEMPERATURE (°C)
20 35 50 65 80 95 110 125
JUNCTION TEMPERATURE (°C)
Figure 21.
10
0.93
-40 -25 -10 5
Figure 22.
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
LM3310
www.ti.com
SNVS341E – AUGUST 2005 – REVISED MAY 2013
Typical Performance Characteristics (continued)
Power NMOS RDSON
vs.
Input Voltage
660kHz Max. Duty Cycle
vs.
Input Voltage
0.25
93.0
ISW = 1A
TJ = -40oC
MAXIMUM DUTY CYCLE (%)
POWER NMOS RDSON (:)
0.23
0.21
TA = 100°C
0.19
0.17
0.15
TA = 25°C
0.13
TA = -40°C
0.11
0.09
2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0
92.5
TJ = 25oC
92.0
TJ = 125oC
91.5
91.0
90.5
2.5
INPUT VOLTAGE (V)
3.5
4
5
5.5
6
Figure 23.
Figure 24.
1.28MHz Max. Duty Cycle
vs.
Input Voltage
660kHz Max. Duty Cycle
vs.
Temperature
6.5 7
93.0
T = -40°C
J
93.0
T = 25°C
J
MAXIMUM DUTY CYCLE (%)
93.5
92.5
T = 125°C
J
92.0
91.5
91.0
90.5
90.0
VIN = 7.0V
92.5
92.0
91.5
91.0
VIN = 2.5V
89.5
89.0
2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0
90.5
-40 -25 -10 5 20 35 50 65 80 95 110 125
INPUT VOLTAGE (V)
JUNCTION TEMPERATURE (oC)
Figure 25.
Figure 26.
1.28MHz Max. Duty Cycle
vs.
Temperature
1.28MHz Application Efficiency
95
93.5
VIN = 5.5V
VOUT = 8.5V
93.0
VIN = 7.0V
90
92.5
EFFICIENCY (%)
MAXIMUM DUTY CYCLE (%)
4.5
INPUT VOLTAGE (V)
94.0
MAXIMUM DUTY CYCLE (%)
3
92.0
91.5
91.0
90.5
85
VIN = 2.5V
80
75
VIN = 4.2V
VIN = 2.5V
90.0
VIN = 3.3V
70
89.5
89.0
-40 -25 -10 5
20 35 50 65 80 95 110 125
JUNCTION TEMPERATURE (°C)
65
0.01
0.10
1.00
LOAD CURRENT (A)
Figure 27.
Figure 28.
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
11
LM3310
SNVS341E – AUGUST 2005 – REVISED MAY 2013
www.ti.com
Typical Performance Characteristics (continued)
VGH Pin Bias Current
vs.
VGH Pin Voltage
1.28MHz Application Efficiency
95
16
VIN = 5.0V
VOUT = 10.5V
TJ = -40°C
14
VGH PIN CURRENT (PA)
EFFICIENCY (%)
90
85
VIN = 3.0V
80
75
VIN = 4.2V
VFLK = low
TJ = 25°C
12
10
8
6
4
70
2
TJ = 125°C
65
0.01
0.10
0
1.00
0
4
8
LOAD CURRENT (A)
24
28
Figure 30.
VGH Pin Bias Current
vs.
VGH Pin Voltage
VGH-VGHM PMOS RDSON
vs.
VGH Pin Voltage
32
28
GPM PMOS 2 RDSON (:)
60
TJ = -40°C
50
40
TJ = 125°C
30
TJ = 25°C
20
24
20
18
16
0
10
8
12
16
20
24
28
8
12
16
20
24
Figure 32.
VGHM-RE PMOS RDSON
vs.
VGHM Pin Voltage
VGHM OFF Resistance
vs.
Temperature
V IN =2.5V
VGHM OFF RESISTANCE ( :)
T = 125°C
J
33
T = 25°C
J
23
32
1450
38
28
28
VGH PIN VOLTAGE (V)
Figure 31.
VGH=VGHM
IRE = 20 mA
43
TJ = -40°C
4
32
VGH PIN VOLTAGE (V)
48
TJ = 25°C
14
12
4
TJ = 125°C
22
10
0
IVGHM = 20 mA
26
70
VGH PIN CURRENT (PA)
20
VGH PIN VOLTAGE (V)
VFLK = high
GPM PMOS 3 R DSON (:)
16
Figure 29.
80
1400
1350
1300
1250
1200
T = -40°C
J
1150
18
5
8
10 13 15 18 20 23 25 28 30
VGHM PIN VOLTAGE (V)
-40 -25 -10 5 20 35 50 65 80 95 110 125
JUNCTION TEMPERATURE (°C)
Figure 33.
12
12
Figure 34.
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
LM3310
www.ti.com
SNVS341E – AUGUST 2005 – REVISED MAY 2013
Typical Performance Characteristics (continued)
Op-Amp Source Current
vs.
AVIN
Op-Amp Sink Current
vs.
AVIN
160
170
NEG-POS = 0.2V
160
OP-AMP SINK CURRENT (mA)
OP-AMP SOURCE CURRENT (mA)
POS-NEG = 0.2V
TA = -40oC
150
140
TA = 25oC
130
TA = 125oC
120
110
100
5
4
6
7
8
9
10
11
150
TA = -40oC
140
TA = 25oC
130
TA = 125oC
120
110
100
12
4
OP-AMP INPUT VOLTAGE (V)
5
6
8
9
10
Figure 35.
Figure 36.
Op-Amp Quiescent Current
vs.
AVIN
Op-Amp Offset Voltage
vs.
AVIN (No Load)
2.75
-4.8
2.50
-4.9
2.25
-5.0
OUT - POS (mV)
TJ = -40oC
2.00
1.75
1.50
TJ = 25oC
1.25
1.00
11
12
Unity Gain, POS = AVIN/2
Unity Gain, POS = AVIN/2
OP-AMP IQ (mA)
7
OP-AMP INPUT VOLTAGE (V)
TJ = 25oC
TJ = -40oC
-5.1
-5.2
-5.3
-5.4
TJ = 125oC
-5.5
TJ = 125oC
0.75
-5.6
0.50
-5.7
4
5
6
7
8
9
10
11
12
4
OP-AMP INPUT VOLTAGE (V)
5
6
7
8
9
10
11
12
OP-AMP INPUT VOLTAGE (V)
Figure 37.
Figure 38.
Op-Amp Offset Voltage
vs.
Load Current
1.28MHz, 8.5V Application Boost Load Step
210
Unity Gain, POS = AVIN/2
190
AVIN = 8V
170
OUT - POS (mV)
150
130
AVIN = 4V
110
AVIN = 12V
90
70
50
30
10
-10
0
20
40
60
80
100
120
OP-AMP LOAD CURRENT (mA)
Figure 39.
140
VOUT = 8.5V, VIN = 3.3V, COUT = 20µF
1) VOUT, 200mV/div, AC
3) ILOAD, 200mA/div, DC
T = 200µs/div
Figure 40.
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
13
LM3310
SNVS341E – AUGUST 2005 – REVISED MAY 2013
www.ti.com
Typical Performance Characteristics (continued)
1.28MHz, 8.5V Application Boost Startup Waveform
VOUT = 8.5V, VIN = 3.3V, COUT = 20µF, RLOAD = 20Ω, CSS = 10nF
1) VSHDN, 2V/div, DC
2) VOUT, 5V/div, DC
3) IIN, 500mA/div, DC
T = 200µs/div
Figure 41.
1.28MHz, 8.5V Application Boost Startup Waveform
VOUT = 8.5V, VIN = 3.3V, COUT = 20µF, RLOAD = 20Ω, CSS = 100nF
1) VSHDN, 2V/div, DC
2) VOUT, 5V/div, DC
3) IIN, 500mA/div, DC
T = 1ms/div
Figure 42.
1.28MHz, 8.5V Application Boost Startup Waveform
VOUT = 8.5V, VIN = 3.3V, COUT = 20µF, RLOAD = 20Ω, CSS = open
1) VSHDN, 2V/div, DC
2) VOUT, 5V/div, DC
3) IIN, 1A/div, DC
T = 40µs/div
Figure 43.
14
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
LM3310
www.ti.com
SNVS341E – AUGUST 2005 – REVISED MAY 2013
Operation
L
D
COUT
VIN
RLOAD
PWM
L
X
+
+
L
COUT
VIN
RLOAD
V IN
COUT
R LOAD
V OUT
V OUT
-
-
Cycle 1
(a)
Cycle 2
(b)
(a) First Cycle of Operation
(b) Second Cycle Of Operation
Figure 44. Simplified Boost Converter Diagram
CONTINUOUS CONDUCTION MODE
The LM3310 contains a current-mode, PWM boost regulator. A boost regulator steps the input voltage up to a
higher output voltage. In continuous conduction mode (when the inductor current never reaches zero at steady
state), the boost regulator operates in two cycles.
In the first cycle of operation, shown in Figure 44 (a), the transistor is closed and the diode is reverse biased.
Energy is collected in the inductor and the load current is supplied by COUT.
The second cycle is shown in Figure 44 (b). During this cycle, the transistor is open and the diode is forward
biased. The energy stored in the inductor is transferred to the load and output capacitor.
The ratio of these two cycles determines the output voltage. The output voltage is defined approximately as:
VOUT =
VIN
1-D
, D' = (1-D) =
VIN
VOUT
where
•
•
D is the duty cycle of the switch
D and D′ will be required for design calculations
(1)
SETTING THE OUTPUT VOLTAGE (BOOST CONVERTER)
The output voltage is set using the feedback pin and a resistor divider connected to the output as shown in the
Typical Application Circuit. The feedback pin voltage is 1.263V, so the ratio of the feedback resistors sets the
output voltage according to the following equation:
RFB1 = RFB2 x
VOUT - 1.263
1.263
:
(2)
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
15
LM3310
SNVS341E – AUGUST 2005 – REVISED MAY 2013
www.ti.com
SOFT-START CAPACITOR
The LM3310 has a soft-start pin that can be used to limit the inductor inrush current on start-up. The external SS
pin is used to tailor the soft-start for a specific application but is not required for all applications and can be left
open when not needed. When used a current source charges the external soft-start capacitor CSS until it reaches
its typical clamp voltage, VSS. The soft-start time can be estimated as:
TSS = CSS*VSS/ISS
(3)
THERMAL SHUTDOWN
The LM3310 includes thermal shutdown. If the die temperature reaches 145°C the device will shut down until it
cools to a safe temperature at which point the device will resume operation. If the adverse condition that is
heating the device is not removed (ambient temperature too high, short circuit conditions, etc...) the device will
continue to cycle on and off to keep the die temperature below 145°C. The thermal shutdown has approximately
20°C of hysteresis. When in thermal shutdown the boost regulator, Op-Amp, and GPM blocks will all be disabled.
INPUT UNDER-VOLTAGE PROTECTION
The LM3310 includes input under-voltage protection (UVP). The purpose of the UVP is to protect the device both
during start-up and during normal operation from trying to operate with insufficient input voltage. During start-up
using a ramping input voltage the UVP circuitry ensures that the device does not begin switching until the input
voltage reaches the UVP On threshold. If the input voltage is present and the shutdown pin is pulled high the
UVP circuitry will prevent the device from switching if the input voltage present is lower than the UVP On
threshold. During normal operation the UVP circuitry will disable the device if the input voltage falls below the
UVP Off threshold for any reason. In this case the device will not turn back on until the UVP On threshold voltage
is exceeded.
OPERATIONAL AMPLIFIER
Compensation:
The architecture used for the amplifier in the LM3310 requires external compensation on the output. Depending
on the equivalent resistive and capacitive distributed load of the TFT-LCD panel, external components at the
amplifier outputs may or may not be necessary. If the capacitance presented by the load is equal to or greater
than an equivalent distibutive load of 50Ω in series with 4.7nF no external components are needed as the TFTLCD panel will act as compensation itself. Distributed resistive and capacitive loads enhance stability and
increase performance of the amplifiers. If the capacitance and resistance presented by the load is less than 50Ω
in series with 4.7nF, external components will be required as the load itself will not ensure stability. No external
compensation in this case will lead to oscillation of the amplifier and an increase in power consumption. A good
choice for compensation in this case is to add a 50Ω in series with a 4.7nF capacitor from the output of the
amplifier to ground. This allows for driving zero to infinite capacitance loads with no oscillations, minimal
overshoot, and a higher slew rate than using a single large capacitor. The high phase margin created by the
external compensation will ensure stability and good performance for all conditions.
Layout and Filtering considerations:
When the power supply for the amplifiers (AVIN) is connected to the output of the switching regulator, the output
ripple of the regulator will produce ripple at the output of the amplifiers. This can be minimized by directly
bypassing the AVIN pin to ground with a low ESR ceramic capacitor. For best noise reduction a resistor on the
order of 5Ω to 20Ω from the supply being used to the AVIN pin will create and RC filter and give you a cleaner
supply to the amplifier. The bypass capacitor should be placed as close to the AVIN pin as possible and
connected directly to the AGND plane.
For best noise immunity all bias and feedback resistors should be in the low kΩ range due to the high input
impedance of the amplifier. It is good practice to use a small capacitance at the high impedance input terminals
as well to reduce noise susceptibility. All resistors and capacitors should be placed as close to the input pins as
possible.
Special care should also be taken in routing of the PCB traces. All traces should be as short and direct as
possible. The output pin trace must never be routed near any trace going to the positive input. If this happens
cross talk from the output trace to the positive input trace will cause the circuit to oscillate.
16
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
LM3310
www.ti.com
SNVS341E – AUGUST 2005 – REVISED MAY 2013
The op-amp is not a three terminal device it has 5 terminals: positive voltage power pin, AGND, positive input,
negative input, and the output. The op-amp "routes" current from the power input pin and AGND to the output
pin. So in effect an opamp has not two inputs but four, all of which must be kept noise free relative to the
external circuits which are being driven by the op-amp. The current from the power pins goes through the output
pin and into the load and feedback loop. The current exiting the load and feedback loops then must have a return
path back to the op-amp power supply pins. Ideally this return path must follow the same path as the output pin
trace to the load. Any deviation that makes the loop area larger between the output current path and the return
current path adds to the probability of noise pick up.
GATE PULSE MODULATION
The Gate Pulse Modulation (GPM) block is designed to provide a modulated voltage to the gate driver circuitry of
a TFT LCD display. Operation is best understood by referring to the GPM block diagram in the Block Diagrams
section, the drawing in Figure 45 and the transient waveforms in Figure 46 and Figure 47.
There are two control signals in the GPM block, VDPM and VFLK. VDPM is the enable pin for the GPM block. If
VDPM is high, the GPM block is active and will respond to the VFLK drive signal from the timing controller.
However, if VDPM is low, the GPM block will be disabled and both PMOS switches P2 and P3 will be turned off.
The VGHM node will be discharged through a 1kΩ resistor and the NMOS switch N2.
When VDPM is high, typical waveforms for the GPM block can be seen in Figure 45. The pin VGH is typically
driven by a 2x or 3x charge pump. In most cases, the 2x or 3x charge pump is a discrete solution driven from the
SW pin and the output of the boost switching regulator. When VFLK is high, the PMOS switch P2 is turned on
and the PMOS switch P3 is turned off. With P2 on, the VGHM pin is pulled to the same voltage applied to the
VGH pin. This provides a high gate drive voltage, VGHMMAX, and can source current to the gate drive circuitry.
When VFLK is high, NMOS switch N3 is on which discharges the capacitor CE.
VGHMMAX
VGHM
MR
VGHMMIN
0
t
0
t
VFLK
tDELAY
~1.94V
CE
~1.265V
0
t
Figure 45.
When VFLK is low, the NMOS switch N3 is turned off which allows current to charge the CE capacitor. This
creates a delay, tDELAY, given by the following equations:
tDELAY ≊ 1.265V(CE + 7pF)/ICE
(4)
When the voltage on CE reaches about 1.265V and the VFLK signal is low, the PMOS switch P2 will turn off and
the PMOS switch P3 will turn on connecting resistor R3 to the VGHM pin through P3. This will discharge the
voltage at VGHM at some rate determined by R3 creating a slope, MR, as shown in Figure 45. The VGHM pin is
no longer a current source, it is now sinking current from the gate drive circuitry.
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
17
LM3310
SNVS341E – AUGUST 2005 – REVISED MAY 2013
www.ti.com
As VGHM is discharged through R3, the comparator connected to the pin VDD monitors the VGHM voltage.
PMOS switch P3 will turn off when the following is true:
VGHMMIN ≊ 10VXR2/(R1 + R2)
where
•
VX is some voltage connected to the resistor divider on pin VDD
(5)
VX is typically connected to the output of the boost switching regulator. When PMOS switch P3 turns off, VGHM
will be high impedance until the VFLK pin is high again.
Figure 46 and Figure 47 give typical transient waveforms for the GPM block. Waveform (1) is the VGHM pin, (2)
is the VFLK and (3) is the VDPM. The output of the boost switching regulator is operating at 8.5V and there is a
3x discrete charge pump (~23.5V) supplying the VGH pin. In Figure 46 and Figure 47, the VGHM pin is driving a
purely capacitive load, 4.7nF. The value of resistor R1 is 15kohm, R2 is 1.1kΩ and R3 is 750Ω. In both transient
plots, there is no CE delay capacitor.
Figure 46. Waveform
Figure 47. Waveform
In the GPM block diagram, a signal called “Reset” is shown. This signal is generated from the VIN under-voltage
lockout, thermal shutdown, or the SHDN pin. If the VIN supply voltage drops below 2.3V, typically, then the GPM
block will be disabled and the VGHM pin will discharge through NMOS switch N2 and the 1kΩ resistor. This
applies also if the junction temperature of the device exceeds 145°C or if the SHDN signal is low. As shown in
the Block Diagrams, both VDPM and VFLK have internal 350kΩ pull down resistors. This puts both VDPM and
VFLK in normally “off” states. Typical VDPM and VFLK pin currents can be found in the Typical Performance
Characteristics section.
18
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
LM3310
www.ti.com
SNVS341E – AUGUST 2005 – REVISED MAY 2013
INTRODUCTION TO COMPENSATION (BOOST CONVERTER)
IL (A)
VIN VOUT
L
VIN
L
'i L
IL_AVG
t (s)
D*Ts
Ts
(a)
ID (A)
VIN VOUT
L
ID_AVG
=IOUT_AVG
t (s)
D*Ts
Ts
(b)
(a) Inductor current
(b) Diode current
Figure 48.
The LM3310 is a current mode PWM boost converter. The signal flow of this control scheme has two feedback
loops, one that senses switch current and one that senses output voltage.
To keep a current programmed control converter stable above duty cycles of 50%, the inductor must meet
certain criteria. The inductor, along with input and output voltage, will determine the slope of the current through
the inductor (see Figure 48 (a)). If the slope of the inductor current is too great, the circuit will be unstable above
duty cycles of 50%. A 10µH inductor is recommended for most 660 kHz applications, while a 4.7µH inductor may
be used for most 1.28 MHz applications. If the duty cycle is approaching the maximum of 85%, it may be
necessary to increase the inductance by as much as 2X. See INDUCTOR AND DIODE SELECTION for more
detailed inductor sizing.
The LM3310 provides a compensation pin (VC) to customize the voltage loop feedback. It is recommended that a
series combination of RC and CC be used for the compensation network, as shown in the Typical Application
Circuit. For any given application, there exists a unique combination of RC and CC that will optimize the
performance of the LM3310 circuit in terms of its transient response. The series combination of RC and CC
introduces a pole-zero pair according to the following equations:
fZC =
1
Hz
2SRCCC
(6)
1
fPC =
Hz
2S(RC + RO)CC
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
19
LM3310
SNVS341E – AUGUST 2005 – REVISED MAY 2013
www.ti.com
where
•
RO is the output impedance of the error amplifier, approximately 900kΩ
(7)
For most applications, performance can be optimized by choosing values within the range 5kΩ ≤ RC ≤ 100kΩ (RC
can be up to 200kΩ if CC2 is used, see HIGH OUTPUT CAPACITOR ESR COMPENSATION) and 68pF ≤ CC ≤
4.7nF. Refer to the Application Information section for recommended values for specific circuits and conditions.
Refer to the COMPENSATION section for other design requirement.
COMPENSATION
This section will present a general design procedure to help insure a stable and operational circuit. The designs
in this datasheet are optimized for particular requirements. If different conversions are required, some of the
components may need to be changed to ensure stability. Below is a set of general guidelines in designing a
stable circuit for continuous conduction operation, in most all cases this will provide for stability during
discontinuous operation as well. The power components and their effects will be determined first, then the
compensation components will be chosen to produce stability.
INDUCTOR AND DIODE SELECTION
Although the inductor sizes mentioned earlier are fine for most applications, a more exact value can be
calculated. To ensure stability at duty cycles above 50%, the inductor must have some minimum value
determined by the minimum input voltage and the maximum output voltage. This equation is:
L>
VINRDSON
0.144 fs
D -1
D'
(in H)
where
•
•
•
fs is the switching frequency
D is the duty cycle
RDSON is the ON resistance of the internal switch taken from the graph "RDSON vs. VIN" in the Typical
Performance Characteristics section
(8)
This equation is only good for duty cycles greater than 50% (D>0.5), for duty cycles less than 50% the
recommended values may be used. The value given by this equation is the inductance necessary to supress
sub-harmonic oscillations. In some cases the value given by this equation may be too small for a given
application. In this case the average inductor current and the inductor current ripple must be considered.
The corresponding inductor current ripple, average inductor current, and peak inductor current as shown in
Figure 48 (a) is given by:
'iL =
VIND
2Lfs
iL(AVE)
(in Amps)
(9)
IOUT
| KD'
iL(PEAK)
|
(10)
iL(AVE) + 'iL
(11)
Continuous conduction mode occurs when ΔiL is less than the average inductor current and discontinuous
conduction mode occurs when ΔiL is greater than the average inductor current. Care must be taken to make sure
that the switch will not reach its current limit during normal operation. The inductor must also be sized
accordingly. It should have a saturation current rating higher than the peak inductor current expected. The output
voltage ripple is also affected by the total ripple current.
The output diode for a boost regulator must be chosen correctly depending on the output voltage and the output
current. The typical current waveform for the diode in continuous conduction mode is shown in Figure 48 (b). The
diode must be rated for a reverse voltage equal to or greater than the output voltage used. The average current
rating must be greater than the maximum load current expected, and the peak current rating must be greater
than the peak inductor current. During short circuit testing, or if short circuit conditions are possible in the
application, the diode current rating must exceed the switch current limit. Using Schottky diodes with lower
forward voltage drop will decrease power dissipation and increase efficiency.
20
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
LM3310
www.ti.com
SNVS341E – AUGUST 2005 – REVISED MAY 2013
DC GAIN AND OPEN-LOOP GAIN
Since the control stage of the converter forms a complete feedback loop with the power components, it forms a
closed-loop system that must be stabilized to avoid positive feedback and instability. A value for open-loop DC
gain will be required, from which you can calculate, or place, poles and zeros to determine the crossover
frequency and the phase margin. A high phase margin (greater than 45°) is desired for the best stability and
transient response. For the purpose of stabilizing the LM3310, choosing a crossover point well below where the
right half plane zero is located will ensure sufficient phase margin.
To ensure a bandwidth of ½ or less of the frequency of the RHP zero, calculate the open-loop DC gain, ADC.
After this value is known, you can calculate the crossover visually by placing a −20dB/decade slope at each pole,
and a +20dB/decade slope for each zero. The point at which the gain plot crosses unity gain, or 0dB, is the
crossover frequency. If the crossover frequency is less than ½ the RHP zero, the phase margin should be high
enough for stability. The phase margin can also be improved by adding CC2 as discussed later in this section.
The equation for ADC is given below with additional equations required for the calculation:
ADC(DB) = 20log10
(R
RFB2
FB1
+ RFB2
gmROD'
)R
{[(ZcLeff)// RL]//RL} (in dB)
DSON
where
•
•
RL is the minimum load resistance
gm is the error amplifier transconductance found in the Electrical Characteristics table
2fs
Zc #
nD'
(12)
(in rad/s)
(13)
L
Leff =
(D')2
(14)
2mc
(no unit)
n = 1+
m1
(15)
(16)
mc ≊ 0.072fs (in V/s)
VINRDSON
(in V/s)
m1 #
L
where
•
•
VIN is the minimum input voltage
RDSON is the value chosen from the graph "NMOS RDSON vs. Input Voltage" in the Typical Performance
Characteristics section
(17)
INPUT AND OUTPUT CAPACITOR SELECTION
The switching action of a boost regulator causes a triangular voltage waveform at the input. A capacitor is
required to reduce the input ripple and noise for proper operation of the regulator. The size used is dependant on
the application and board layout. If the regulator will be loaded uniformly, with very little load changes, and at
lower current outputs, the input capacitor size can often be reduced. The size can also be reduced if the input of
the regulator is very close to the source output. The size will generally need to be larger for applications where
the regulator is supplying nearly the maximum rated output or if large load steps are expected. A minimum value
of 10µF should be used for the less stressful condtions while a 22µF to 47µF capacitor may be required for
higher power and dynamic loads. Larger values and/or lower ESR may be needed if the application requires very
low ripple on the input source voltage.
The choice of output capacitors is also somewhat arbitrary and depends on the design requirements for output
voltage ripple. It is recommended that low ESR (Equivalent Series Resistance, denoted RESR) capacitors be used
such as ceramic, polymer electrolytic, or low ESR tantalum. Higher ESR capacitors may be used but will require
more compensation which will be explained later on in the section. The ESR is also important because it
determines the peak to peak output voltage ripple according to the approximate equation:
ΔVOUT ≊ 2ΔiLRESR (in Volts)
(18)
A minimum value of 10µF is recommended and may be increased to a larger value. After choosing the output
capacitor you can determine a pole-zero pair introduced into the control loop by the following equations:
fP1 =
1
(in Hz)
2S(RESR + RL)COUT
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
21
LM3310
SNVS341E – AUGUST 2005 – REVISED MAY 2013
www.ti.com
where
•
fZ1 =
RL is the minimum load resistance corresponding to the maximum load current
1
2SRESRCOUT
(19)
(in Hz)
(20)
The zero created by the ESR of the output capacitor is generally very high frequency if the ESR is small. If low
ESR capacitors are used it can be neglected. If higher ESR capacitors are used see the HIGH OUTPUT
CAPACITOR ESR COMPENSATION section. Some suitable capacitor vendors include Vishay, Taiyo-Yuden,
and TDK.
RIGHT HALF PLANE ZERO
A current mode control boost regulator has an inherent right half plane zero (RHP zero). This zero has the effect
of a zero in the gain plot, causing an imposed +20dB/decade on the rolloff, but has the effect of a pole in the
phase, subtracting another 90° in the phase plot. This can cause undesirable effects if the control loop is
influenced by this zero. To ensure the RHP zero does not cause instability issues, the control loop should be
designed to have a bandwidth of less than ½ the frequency of the RHP zero. This zero occurs at a frequency of:
RHPzero =
VOUT(D')2
(in Hz)
2S,LOADL
where
•
ILOAD is the maximum load current
(21)
SELECTING THE COMPENSATION COMPONENTS
The first step in selecting the compensation components RC and CC is to set a dominant low frequency pole in
the control loop. Simply choose values for RC and CC within the ranges given in the Introduction to
Compensation section to set this pole in the area of 10Hz to 500Hz. The frequency of the pole created is
determined by the equation:
fPC =
1
(in Hz)
2S(RC + RO)CC
where
•
RO is the output impedance of the error amplifier, approximately 900kΩ
(22)
Since RC is generally much less than RO, it does not have much effect on the above equation and can be
neglected until a value is chosen to set the zero fZC. fZC is created to cancel out the pole created by the output
capacitor, fP1. The output capacitor pole will shift with different load currents as shown by the equation, so setting
the zero is not exact. Determine the range of fP1 over the expected loads and then set the zero fZC to a point
approximately in the middle. The frequency of this zero is determined by:
fZC =
1
(in Hz)
2SCCRC
(23)
Now RC can be chosen with the selected value for CC. Check to make sure that the pole fPC is still in the 10Hz to
500Hz range, change each value slightly if needed to ensure both component values are in the recommended
range.
HIGH OUTPUT CAPACITOR ESR COMPENSATION
When using an output capacitor with a high ESR value, or just to improve the overall phase margin of the control
loop, another pole may be introduced to cancel the zero created by the ESR. This is accomplished by adding
another capacitor, CC2, directly from the compensation pin VC to ground, in parallel with the series combination of
RC and CC. The pole should be placed at the same frequency as fZ1, the ESR zero. The equation for this pole
follows:
fPC2 =
1
(in Hz)
2SCC2(RC //RO)
(24)
To ensure this equation is valid, and that CC2 can be used without negatively impacting the effects of RC and CC,
fPC2 must be greater than 10fZC.
22
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
LM3310
www.ti.com
SNVS341E – AUGUST 2005 – REVISED MAY 2013
CHECKING THE DESIGN
With all the poles and zeros calculated the crossover frequency can be checked as described in the section DC
GAIN AND OPEN-LOOP GAIN. The compensation values can be changed a little more to optimize performance
if desired. This is best done in the lab on a bench, checking the load step response with different values until the
ringing and overshoot on the output voltage at the edge of the load steps is minimal. This should produce a
stable, high performance circuit. For improved transient response, higher values of RC should be chosen. This
will improve the overall bandwidth which makes the regulator respond more quickly to transients. If more detail is
required, or the most optimum performance is desired, refer to a more in depth discussion of compensating
current mode DC/DC switching regulators.
POWER DISSIPATION
The output power of the LM3310 is limited by its maximum power dissipation. The maximum power dissipation is
determined by the formula
PD = (Tjmax - TA)/θJA
where
•
•
•
Tjmax is the maximum specified junction temperature (125°C)
TA is the ambient temperature
θJA is the thermal resistance of the package
(25)
LAYOUT CONSIDERATIONS
The input bypass capacitor CIN, as shown in the Typical Application Circuit, must be placed close to the IC. This
will reduce copper trace resistance which effects input voltage ripple of the IC. For additional input voltage
filtering, a 100nF bypass capacitor can be placed in parallel with CIN, close to the VIN pin, to shunt any high
frequency noise to ground. The output capacitor, COUT, should also be placed close to the IC. Any copper trace
connections for the COUT capacitor can increase the series resistance, which directly effects output voltage ripple.
The feedback network, resistors RFB1 and RFB2, should be kept close to the FB pin, and away from the inductor,
to minimize copper trace connections that can inject noise into the system. RE and CE should also be close to the
RE and CE pins to minimize noise in the GPM circuitry. Trace connections made to the inductor and schottky
diode should be minimized to reduce power dissipation and increase overall efficiency. For more detail on
switching power supply layout considerations see Application Note AN-1149: Layout Guidelines for Switching
Power Supplies.
For Op-Amp layout please refer to the OPERATIONAL AMPLIFIER section.
Figure 49, Figure 50, and Figure 51 in the Application Information section following show the schematic and an
example of a good layout as used in the LM3310/11 evaluation board.
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
23
LM3310
SNVS341E – AUGUST 2005 – REVISED MAY 2013
www.ti.com
APPLICATION INFORMATION
VOUTX2
DCP1
DCP2
VOUTX3
-VOUT
RC6
CCP1
CCP3
CCP2
CCP4
DCP3
RC7
CO2
CCP5
L1
VIN
D1
VOUT
NEG
RVDD1
RAC2
CAC2
SHDN
POS
FREQ
RFB1
SW
VFLK
VDPM
VGHM
RVDD2
V DD
NEG
OUT
CIN
CIN1
VIN
POS
COUT
COUT1
COUT2
AVIN
OUT
LM3310
VFLK
VDPM
FB
RFB2
SS
VGHM
VC
VGH
VGH
RE
RAC1
CE
AGND
PGND
CO1
RC1
CAC1
CG2
CSS
CG1
RE
CE
CC2
CC1
Figure 49. Evaluation Board Schematic
Figure 50. Evaluation Board Layout (top layer)
24
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
LM3310
www.ti.com
SNVS341E – AUGUST 2005 – REVISED MAY 2013
Figure 51. Evaluation Board Layout (bottom layer)
D2
D3
VOH = 15V
Connect to
VGH
C3
1 PF
L
C4
1 PF
D1
VIN = 2.9V - 4.2V
V OUT = 8V
10 PH
R1
13k
SHDN
VIN
FREQ
R2
1.2k
SW
POS
RFB1
160k
V DD
NEG
AVIN
OUT
LM3310
C IN
VFLK
22 PF
VDPM
C OUT
2 X 10 PF
ceramic
FB
SS
VGHM
RFB2
30k
VC
VGH
RE
RE
2.4k
AGND
PGND
CE
CE
33 pF
C C2
68 pF
RC
30k
C SS
10 nF
CC
1 nF
Figure 52. Li-Ion to 8V, 1.28MHz Application
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
25
LM3310
SNVS341E – AUGUST 2005 – REVISED MAY 2013
www.ti.com
D2
D3
VOH = 20V
Connect to
VGH
C3
1 PF
L
C4
1 PF
D1
VIN = 5V
V OUT = 10.5V
10 PH
R1
13k
SHDN
VIN
FREQ
RFB1
16k
R2
1.2k
SW
POS
V DD
NEG
AVIN
OUT
C IN
VFLK
22 PF
VDPM
CFF
33 pF
LM3310
C OUT
4 X 10 PF
ceramic
FB
SS
VGHM
RFB2
2.2k
VC
VGH
RE
AGND
PGND
CE
RC
33k
RE
2.4k
C SS
10 nF
CE
33 pF
CC
100 pF
Figure 53. 5V to 10.5V, 1.28MHz Application
Table 1. Some Recommended Inductors (Others May Be Used)
Manufacturer
Inductor
Contact Information
Coilcraft
DO3316 and DT3316 series
www.coilcraft.com
800-3222645
TDK
SLF10145 series
www.component.tdk.com
847-803-6100
Pulse
P0751 and P0762 series
www.pulseeng.com
Sumida
CDRH8D28 and CDRH8D43 series
www.sumida.com
Table 2. Some Recommended Input And Output Capacitors (Others May Be Used)
26
Manufacturer
Capacitor
Contact Information
Vishay Sprague
293D, 592D, and 595D series tantalum
www.vishay.com
407-324-4140
Taiyo Yuden
High capacitance MLCC ceramic
www.t-yuden.com
408-573-4150
Cornell Dubilier
ESRD seriec Polymer Aluminum Electrolytic
SPV and AFK series V-chip series
www.cde.com
Panasonic
High capacitance MLCC ceramic
EEJ-L series tantalum
www.panasonic.com
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
LM3310
www.ti.com
SNVS341E – AUGUST 2005 – REVISED MAY 2013
REVISION HISTORY
Changes from Revision D (May 2013) to Revision E
•
Page
Changed layout of National Data Sheet to TI format .......................................................................................................... 26
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM3310
27
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
LM3310SQ/NOPB
ACTIVE
WQFN
RTW
24
1000
RoHS & Green
SN
Level-1-260C-UNLIM
-40 to 125
L3310SQ
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
