Product
Folder
Sample &
Buy
Support &
Community
Tools &
Software
Technical
Documents
TL103W, TL103WA
SLOS437M – APRIL 2004 – REVISED OCTOBER 2016
TL103W Dual Operational Amplifiers
With Internal Reference
1 Features
3 Description
•
The TL103W and TL103WA combine the building
blocks of a dual operational amplifier and a fixed
voltage reference – both of which often are used in
the control circuitry of both switch-mode and linear
power supplies. OP AMP1 has its noninverting input
internally tied to a fixed 2.5-V reference, while OP
AMP2 is independent, with both inputs uncommitted.
1
•
Operational Amplifier
– Low Offset Voltage Max of:
– TL103WA…3 mV (25°C) and 5 mV
(Full Temperature)
– TL103W…4 mV (25°C) and 5 mV
(Full Temperature)
– Low Supply Current…350 μA/Channel (Typ)
– Unity Gain Bandwidth…0.9 MHz (Typ)
– Input Common-Mode Range Includes GND
– Large Output-Voltage Swing…
0 V to VCC – 1.5 V
– Wide Supply-Voltage Range…3 V to 32 V
– 2.5-kV ESD Protection (HBM)
Voltage Reference
– Fixed 2.5-V Reference
– Tight Tolerance Max of:
– TL103WA…0.4% (25°C) and 0.8%
(Full Temperature)
– TL103W . . . 0.7% (25°C) and 1.4%
(Full Temperature)
– Low Temperature Drift…7 mV (Typ) Over
Operating Temperature Range
– Wide Sink-Current Range . . .
0.5 mA (Typ) to 100 mA
– Output Impedance…0.2 Ω (Typ)
2 Applications
•
•
•
•
Battery Chargers
Switch-Mode Power Supplies
Linear Voltage Regulation
Data-Acquisition Systems
For the A grade, especially tight voltage regulation
can be achieved through low offset voltages for both
operational amplifiers (typically 0.5 mV) and tight
tolerances for the voltage reference (0.4% at 25°C
and 0.8% over operating temperature range).
The TL103W and TL103WA are characterized for
operation from –40°C to 105°C.
Device Information(1)
PART NUMBER
TL103W
TL103WA
PACKAGE
BODY SIZE (NOM)
SOIC (8)
4.90 mm x 3.91 mm
WSON (8)
4.00 mm x 4.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Typical Application Circuit
R1
Opto
Isolator
R2
R8
AC
Line
OP AMP2
_
SMPS
+
Constant Current Control
Battery
R3
Current
R6
Sense
R4
2.5 V
VREF
R5
OP AMP1
_
R7
+
Constant Voltage Control
R9
TL103W/A
Figure 1. TL103W/A in a Constant-Current and
Constant-Voltage Battery Charger
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TL103W, TL103WA
SLOS437M – APRIL 2004 – REVISED OCTOBER 2016
www.ti.com
Table of Contents
1
2
3
4
5
6
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1 Absolute Maximum Ratings ....................................
6.2 ESD Ratings ............................................................
6.3 Recommended Operating Conditions......................
6.4 Thermal Information ..................................................
6.5 OP AMP1, Operational Amplifier With Noninverting
Input Connected to the Internal VREF
Electrical Characteristics............................................
4
4
4
4
6.6
OP AMP2, Independent Operational Amplifier,
Electrical Characteristics............................................ 6
6.7 Voltage Reference, Electrical Characteristics.......... 7
6.8 Total Device, Electrical Characteristics.................... 7
7
7.1
7.2
7.3
7.4
7.5
7.6
8
5
Device and Documentation Support.................... 8
Related Links ............................................................
Receiving Notification of Documentation Updates....
Community Resources..............................................
Trademarks ...............................................................
Electrostatic Discharge Caution ................................
Glossary ....................................................................
8
8
8
8
8
8
Mechanical, Packaging, and Orderable
Information ............................................................. 8
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision L (February 2016) to Revision M
•
Page
Changed positive and negative terminals OP AMP 2 in the D Package image of Pin Configuration and Functions ............ 3
Changes from Revision K (October 2010) to Revision L
Page
•
Added the Device Information table, Pin Configuration and Functions, ESD Ratings, Thermal Information, Device
and Documentation Support, and Mechanical, Packaging, and Orderable Information sections .......................................... 1
•
Changed Features From: 2 kV ESD Protection (HBM) To: 2.5-kV ESD Protection (HBM) ................................................... 1
•
Changed the Zener diode component to VREF in the Typical Application Circuit ................................................................... 1
•
Changed the Zener diode component to VREF in the D Package of Pin Configuration and Functions .................................. 3
2
Submit Documentation Feedback
Copyright © 2004–2016, Texas Instruments Incorporated
Product Folder Links: TL103W TL103WA
TL103W, TL103WA
www.ti.com
SLOS437M – APRIL 2004 – REVISED OCTOBER 2016
5 Pin Configuration and Functions
D Package
8 Pin (SOIC)
Top View
1OUT 1
DRJ Package
8 Pin (WSON)
Top View
-
VCC+
8
OP
AMP 1
+
1IN– 2
+
1IN+ 3
7
2OUT
6
2IN–
OP
AMP 2
VCC- 4
1
8
VCC+
1IN−
2
7
2OUT
1IN+
3
6
2IN−
VCC−
4
5
2IN+
2IN+
5
VREF
1OUT
Pin Functions
PIN
I/O
DESCRIPTION
NAME
D
DRJ
1OUT
1
1
O
Opamp 1 output
1IN–
2
2
I
Opamp 1 inverting input
1IN+
3
3
I
Opamp 1 non-inverting input and Shunt reference cathode terminal
VCC–
4
4
I
Negative Supply Voltage
2IN+
5
5
O
Opamp 2 output
2IN–
6
6
I
Opamp 2 inverting input
2OUT
7
7
I
Opamp 2 non-inverting input
VCC+
8
8
I
Positive Supply Voltage
Copyright © 2004–2016, Texas Instruments Incorporated
Product Folder Links: TL103W TL103WA
Submit Documentation Feedback
3
TL103W, TL103WA
SLOS437M – APRIL 2004 – REVISED OCTOBER 2016
www.ti.com
6 Specifications
Absolute Maximum Ratings (1)
6.1
over operating free-air temperature range (unless otherwise noted)
MIN
VCC
Supply voltage
VID
Operational amplifier input differential voltage
VI
Operational amplifier input voltage range
IKA
Voltage reference cathode current
TJ
Maximum junction temperature
Tstg
Storage temperature range
(1)
–0.3
–65
MAX
UNIT
36
V
36
V
36
V
100
mA
150
°C
150
°C
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating
conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability
6.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
±2500
Charged-device model (CDM), per JEDEC specification JESD22C101 (2)
±1000
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3
Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
MAX
VIN
Supply voltage
3
32
UNIT
V
IK
Cathode current
1
100
mA
TA
Operating free-air temperature
–40
105
°C
6.4 Thermal Information
TL103W / TL103W
THERMAL METRIC
(1)
D (SOIC)
UNIT
8 PINS
RθJA
(1)
4
Junction-to-ambient thermal resistance
97
°C/W
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Submit Documentation Feedback
Copyright © 2004–2016, Texas Instruments Incorporated
Product Folder Links: TL103W TL103WA
TL103W, TL103WA
www.ti.com
6.5
SLOS437M – APRIL 2004 – REVISED OCTOBER 2016
OP AMP1, Operational Amplifier With Noninverting Input Connected to the Internal VREF
Electrical Characteristics
VCC+ = 5 V, VCC = GND, TA = 25°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
TL103W
VIO
Vicm = 0 V
Input offset voltage
TL103WA
Vicm = 0 V
TA
MIN
25°C
TYP
MAX
1
4
Full range
UNIT
5
25°C
0.5
Full range
mV
3
5
αVIO
Input offset-voltage drift
IIB
Input bias current (negative input)
25°C
20
nA
AVD
Large-signal voltage gain
VCC+ = 15 V, RL = 2 kΩ, Vicm = 0 V
25°C
100
V/mV
kSVR
Supply-voltage rejection ratio
VCC+ = 5 V to 30 V, Vicm = 0 V
25°C
65
100
dB
IO(source)
Output source current
VCC+ = 15 V, VO = 2 V, Vid = 1 V
25°C
20
40
ISC
Short circuit to GND
VCC+ = 15 V
25°C
IO(sink)
Output sink current
25°C
VCC+ = 15 V, VO = 2 V, Vid = –1 V
VCC+ = 15 V, VO = 0.2 V, Vid = –1 V
VCC = 30 V, RL = 2 kΩ
VOH
High-level output voltage
VCC = 30 V, RL = 10 kΩ
25°C
7
40
μV/°C
mA
60
mA
10
12
mA
μA
12
50
25°C
26
27
Full range
26
25°C
27
Full range
27
25°C
V
28
5
20
VOL
Low-level output voltage
RL = 10 kΩ
SR
Slew rate at unity gain
VCC+ = 15 V, CL = 100 pF,
RL = 2 kΩ, VI = 0.5 V to 2 V, unity gain
25°C
0.2
0.4
V/μs
GBW
Gain bandwidth product
VCC+ = 30 V, VI = 10 mV,
CL = 100 pF, RL = 2 kΩ, f = 100 kHz
25°C
0.5
0.9
MHz
THD
Total harmonic distortion
VCC+ = 30 V, VO = 2 Vpp, CL = 100 pF,
RL = 2 kΩ, f = 1 kHz, AV = 20 dB
25°C
Copyright © 2004–2016, Texas Instruments Incorporated
Product Folder Links: TL103W TL103WA
Full range
20
mV
0.02%
Submit Documentation Feedback
5
TL103W, TL103WA
SLOS437M – APRIL 2004 – REVISED OCTOBER 2016
6.6
www.ti.com
OP AMP2, Independent Operational Amplifier, Electrical Characteristics
VCC+ = 5 V, VCC = GND, VO = 1.4 V, TA = 25°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
TL103W
VIO
Vicm = 0 V
Input offset voltage
TL103WA
Vicm = 0 V
Input offset voltage drift
αVIO
IIO
Input offset current
IIB
Input bias current
AVD
Large-signal voltage gain
VCC+ = 15 V, RL = 2 kΩ,
VO = 1.4 V to 11.4 V
kSVR
Supply-voltage rejection ratio
VCC+ = 5 V to 30 V
VICR
Input common-mode voltage range
CMRR
Common-mode rejection ratio
IO(source)
Output source current
ISC
Short circuit to GND
IO(sink)
Output sink current
MIN
25°C
TYP
MAX
1
4
Full range
5
25°C
0.5
Full range
25°C
7
25°C
2
25°C
20
25°C
50
Full range
25
25°C
65
25°C
0
VCC+ – 1.5
Full range
0
VCC+ – 2
25°C
70
60
VCC+ = 15 V, VO = 2 V, Vid = 1 V
25°C
20
VCC+ = 15 V
25°C
VCC+ = 15 V, VO = 0.2 V,
Vid = –1 V
High-level output voltage
VCC = 30 V, RL = 10 kΩ
150
200
Full range
VCC+ = 15 V, VO = 2 V,
Vid = –1 V
mV
μV/°C
75
150
Full range
VCC+ = 30 V (1)
3
UNIT
5
Full range
VCC = 30 V, RL = 2 kΩ
VOH
TA
100
nA
V/mV
100
dB
85
V
dB
40
40
nA
mA
60
mA
10
12
mA
12
50
μA
27
25°C
25°C
26
Full range
26
25°C
27
Full range
27
25°C
V
28
5
20
VOL
Low-level output voltage
RL = 10 kΩ
SR
Slew rate at unity gain
VCC+ = 15 V, CL = 100 pF,
RL = 2 kΩ, VI = 0.5 V to 3 V,
unity gain
25°C
0.2
0.4
V/μs
GBW
Gain bandwidth product
VCC+ = 30 V, VI = 10 mV,
CL = 100 pF, RL = 2 kΩ,
f = 100 kHz
25°C
0.5
0.9
MHz
THD
Total harmonic distortion
VCC+ = 30 V, VO = 2 Vpp,
CL = 100 pF, RL = 2 kΩ,
f = 1 kHz, AV = 20 dB
25°C
0.02%
Vn
Equivalent input noise voltage
VCC = 30 V, RS = 100 Ω,
f = 1 kHz
25°C
50
(1)
6
Full range
20
mV
nV/√Hz
The input common-mode voltage of either input should not be allowed to go below –0.3 V. The upper end of the common-mode voltage
range is VCC+ – 1.5 V, but either input can go to VCC+ + 0.3 V (but ≤36 V) without damage.
Submit Documentation Feedback
Copyright © 2004–2016, Texas Instruments Incorporated
Product Folder Links: TL103W TL103WA
TL103W, TL103WA
www.ti.com
6.7
SLOS437M – APRIL 2004 – REVISED OCTOBER 2016
Voltage Reference, Electrical Characteristics
PARAMETER
TEST CONDITIONS
TL103W
VREF
IK = 10 mA
Reference voltage
TL103WA
IK = 10 mA
ΔVREF
Reference input voltage deviation
over temperature range
VKA = VREF, IK = 10 mA
Imin
Minimum cathode current for
regulation
VKA = VREF
|zka|
Dynamic impedance (1)
VKA = VREF, ΔIK = 1 mA to 100 mA,
f < 1 kHz
|z ka| +
(1)
6.8
The dynamic impedance is defined as
TA
TYP
MAX
2.482
2.5
2.518
Full range
2.465
25°C
2.49
Full range
2.48
Full range
2.535
2.5
2.51
UNIT
V
2.52
7
30
mV
25°C
0.5
1
mA
25°C
0.2
0.5
TYP
MAX
0.7
1.2
Ω
.
Total Device, Electrical Characteristics
PARAMETER
ICC
DVKA
DI K
MIN
25°C
TEST CONDITIONS
VCC+ = 5 V, No load
Total supply current,
excluding cathode-current reference
VCC+ = 30 V, No load
TA
Full range
Copyright © 2004–2016, Texas Instruments Incorporated
Product Folder Links: TL103W TL103WA
MIN
2
Submit Documentation Feedback
UNIT
mA
7
TL103W, TL103WA
SLOS437M – APRIL 2004 – REVISED OCTOBER 2016
www.ti.com
7 Device and Documentation Support
7.1 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 1. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
TL103W
Click here
Click here
Click here
Click here
Click here
TL103WA
Click here
Click here
Click here
Click here
Click here
7.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
7.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
7.4 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
7.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
7.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
8 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
8
Submit Documentation Feedback
Copyright © 2004–2016, Texas Instruments Incorporated
Product Folder Links: TL103W TL103WA
TL103W, TL103WA
www.ti.com
SLOS437M – APRIL 2004 – REVISED OCTOBER 2016
PACKAGE OUTLINE
D0008B
SOIC - 1.75 mm max height
SCALE 2.800
SOIC
C
SEATING PLANE
.228-.244 TYP
[5.80-6.19]
A
.004 [0.1] C
PIN 1 ID AREA
6X .050
[1.27]
8
1
2X
.150
[3.81]
.189-.197
[4.81-5.00]
NOTE 3
4
5
B
.150-.157
[3.81-3.98]
NOTE 4
8X .012-.020
[0.31-0.51]
.010 [0.25]
C A
B
.069 MAX
[1.75]
.005-.010 TYP
[0.13-0.25]
SEE DETAIL A
.010
[0.25]
.004-.010
[ 0.11 -0.25]
0 -8
.016-.050
[0.41-1.27]
DETAIL A
.041
[1.04]
TYPICAL
4221445/B 04/2014
NOTES:
1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed .006 [0.15], per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
www.ti.com
Copyright © 2004–2016, Texas Instruments Incorporated
Product Folder Links: TL103W TL103WA
Submit Documentation Feedback
9
TL103W, TL103WA
SLOS437M – APRIL 2004 – REVISED OCTOBER 2016
www.ti.com
EXAMPLE BOARD LAYOUT
D0008B
SOIC - 1.75 mm max height
SOIC
8X (.061 )
[1.55]
SEE
DETAILS
SYMM
8X (.055)
[1.4]
SEE
DETAILS
SYMM
1
1
8
8X (.024)
[0.6]
8
SYMM
8X (.024)
[0.6]
5
4
6X (.050 )
[1.27]
SYMM
5
4
6X (.050 )
[1.27]
(.213)
[5.4]
(.217)
[5.5]
HV / ISOLATION OPTION
.162 [4.1] CLEARANCE / CREEPAGE
IPC-7351 NOMINAL
.150 [3.85] CLEARANCE / CREEPAGE
LAND PATTERN EXAMPLE
SCALE:6X
SOLDER MASK
OPENING
METAL
SOLDER MASK
OPENING
.0028 MAX
[0.07]
ALL AROUND
METAL
.0028 MIN
[0.07]
ALL AROUND
SOLDER MASK
DEFINED
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4221445/B 04/2014
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
10
Submit Documentation Feedback
Copyright © 2004–2016, Texas Instruments Incorporated
Product Folder Links: TL103W TL103WA
TL103W, TL103WA
www.ti.com
SLOS437M – APRIL 2004 – REVISED OCTOBER 2016
EXAMPLE STENCIL DESIGN
D0008B
SOIC - 1.75 mm max height
SOIC
8X (.061 )
[1.55]
8X (.055)
[1.4]
SYMM
SYMM
1
1
8
8X (.024)
[0.6]
6X (.050 )
[1.27]
8
SYMM
8X (.024)
[0.6]
5
4
6X (.050 )
[1.27]
SYMM
5
4
(.217)
[5.5]
(.213)
[5.4]
HV / ISOLATION OPTION
.162 [4.1] CLEARANCE / CREEPAGE
IPC-7351 NOMINAL
.150 [3.85] CLEARANCE / CREEPAGE
SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.127 MM] THICK STENCIL
SCALE:6X
4221445/B 04/2014
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
Copyright © 2004–2016, Texas Instruments Incorporated
Product Folder Links: TL103W TL103WA
Submit Documentation Feedback
11
PACKAGE OPTION ADDENDUM
www.ti.com
14-Oct-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
TL103WAID
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 105
Z103WA
Samples
TL103WAIDR
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 105
Z103WA
Samples
TL103WID
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 105
Z103W
Samples
TL103WIDR
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 105
Z103W
Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
