QFN-10
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
CSP-12
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
800-mA / 1000-mA, 3-MHz SYNCHRONOUS STEP-DOWN CONVERTER
WITH I2C™ COMPATIBLE INTERFACE IN CHIP SCALE PACKAGING
FEATURES
1
•
•
•
•
•
•
•
•
234
•
•
•
•
•
•
DESCRIPTION
88% Efficiency at 3-MHz Operation
800-mA Output Current at VI = 2.7 V
3-MHz Fixed Frequency Operation
Best in Class Load and Line Transient
Complete 1-mm Component Profile Solution
±2% PWM DC Voltage Accuracy
35-ns Minimum On-Time
Efficiency Optimized Power-Save Mode
(Light PFM)
Transient Optimized Power-Save Mode
(Fast PFM)
28-µA Typical Quiescent Current
I2C Compatible Interface up to 3.4 Mbps
Pin-Selectable Output Voltage
Synchronizable On the Fly to External
Clock Signal
Available in a 10-Pin QFN (3 x 3 mm) and
12-Pin NanoFree™ (CSP) Packaging
The TPS6235x device is a high-frequency
synchronous step-down dc-dc converter optimized for
battery-powered portable applications. Intended for
low-power applications, the TPS6235x supports up to
800-mA load current and allows the use of small, low
cost inductors and capacitors.
The device is ideal for mobile phones and similar
portable applications powered by a single-cell Li-Ion
battery. With an output voltage range adjustable via
I2C interface down to 0.6 V, the device supports
low-voltage DSPs and processors core power
supplies in smart-phones, PDAs, and handheld
computers.
The TPS6235x operates at 3-MHz fixed switching
frequency and enters the efficiency optimized
power-save mode operation at light load currents to
maintain high efficiency over the entire load current
range. In the shutdown mode, the current
consumption is reduced to less than 2 µA.
The serial interface is compatible with Fast/Standard
and High-Speed mode I2C specification allowing
transfers at up to 3.4 Mbps. This communication
interface is used for dynamic voltage scaling with
voltage steps down to 12.5 mV, for reprogramming
the mode of operation (Light PFM, Fast PFM or
Forced PWM) or disable/enabling the output voltage.
APPLICATIONS
•
•
•
•
•
•
SmartReflex™ Compliant Power Supply
Split Supply DSPs and µP Solutions
OMAP™, XSCALE™
Cell Phones, Smart-Phones
PDAs, Pocket PCs
Digital Cameras
Micro DC-DC Converter Modules
EFFICIENCY vs LOAD CURRENT
TYPICAL APPLICATION
VI
C1
2.7 V .. 5.5 V
A
VO = Roof
VO = Floor
I2C
Bus
up to 3.4 Mbips
PVIN
FB
AVIN
SW
PGND
PGND
EN
VSEL
SDA
SCL
SYNC
AGND
VO
L1
1 mH
A
C2
10 mF
Efficiency − %
TPS62350YZG
100
90
80
70
60
50
40
30
20
10
0
VI = 3.6 V
VO = 1.35 V
LPFM/PWM Mode
0.1
1
10
100 1000
IO − Output Current − mA
1
2
3
4
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NanoFree, SmartReflex, OMAP, PowerPAD are trademarks of Texas Instruments.
XSCALE is a trademark of Intel Corporation.
I2C is a trademark of Philips Corporation.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2006–2008, Texas Instruments Incorporated
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
SLVS540E – MAY 2006 – REVISED APRIL 2008 .............................................................................................................................................................. www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
ORDERING INFORMATION
DEFAULT
OUTPUT
VOLTAGE (2)
PART
NUMBER (1)
OUTPUT
VOLTAGE
RANGE (2)
TPS62350 (4)
0.75 V to 1.5375 V
VSEL0
VSEL1
DEFAULT
VALUE
EN_DCDC
BIT (2)
1.05 V
1.35 V
1
I2C
LSB ADDRESS
BITS (2)
SYNC
A1
A0
YES
0
0
NO
1
0
YES
1
0
ORDERING (3)
PACKAGE
MARKING
CSP-12
TPS62350YZG
TPS62350
QFN-10
TPS62351DRC
BNT
CSP-12
TPS62351YZG
TPS62351
PACKAGE
TPS62351
0.9 V to 1.6875 V
1.10 V
1.50 V
0
TPS62352 (4)
0.75 V to 1.4375 V
1.05 V
1.20 V
1
YES
1
0
CSP-12
TPS62352YZG
TPS62352
TPS62353
0.75 V to 1.5375 V
1.00 V
1.20 V
1
YES
0
0
CSP-12
TPS62353YZG
TPS62353
TPS62354 (4)
0.75 V to 1.5375 V
1.05 V
1.30 V
1
YES
1
0
CSP-12
TPS62354YZG
TPS62354
TPS62355 (4)
0.75 V to 1.5375 V
0.90 V
1.15 V
1
NO
1
1
QFN-10
TPS62355DRC
CCP
TPS62356
1.5 V to 1.975 V
1.80 V
1.80 V
1
YES
0
0
CSP-12
TPS62356YZG
TPS62356
(1)
(2)
(3)
(4)
All devices are specified for operation in the commercial temperature range, –40°C to 85°C.
For customized output voltage range, default output voltage and I2C address, contact the factory.
The YZG package is available in tape and reel. Add R suffix (TPS6235xYZGR, TPS6235xDRCR) to order quantities of 3000 parts. Add
T suffix (TPS6235xYZGT, TPS6235xDRCT) to order quantities of 250 parts. For the most current package and ordering information, see
the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
The following registers bits are set by internal hardware logic and not user programmable through I2C:
a. VSEL0[7:6] = 11
b. VSEL1[7:6] = 11
c. CONTROL1[4:2] = 100
d. CONTROL2[7:6] = 10, CONTROL2[4:3] = 00
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted) (1)
UNITS
Voltage at AVIN, PVIN
Voltage at SW
VI
(2)
Voltage at EN, VSEL, SCL, SDA, SYNC
Voltage at FB
-0.3 V to 7 V
(2)
-0.3 V to 7 V
(2)
(2)
Power dissipation
TJ
Maximum operating junction temperature
Tstg
Storage temperature range
Human body model
ESD rating (3)
(1)
(2)
(3)
2
-0.3 V to 7 V
-0.3 V to 4.2 V
Internally limited
150°C
–65°C to 150°C
2 kV
Charge device model
1 kV
Machine model
200 V
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltage values are with respect to network ground terminal.
The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. The machine model is a 200-pF
capacitor discharged directly into each pin.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
RECOMMENDED OPERATING CONDITIONS
over operating free-air temperature range (unless otherwise noted)
MIN
NOM
MAX
UNIT
VI
Input voltage range
2.7
5.5
V
TA
Operating temperature range (1)
-40
85
°C
TJ
Operating virtual junction temperature range
-40
125
°C
(1)
In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may
have to be derated. Maximum ambient temperature (TA(max)) is dependent on the maximum operating junction temperature (TJ(max)), the
maximum power dissipation of the device in the application (PD(max)), and the junction-to-ambient thermal resistance of the part/package
in the application (θJA), as given by the following equation: TA(max)= TJ(max)–(θJA X PD(max)).
DISSIPATION RATINGS (1)
(1)
(2)
PACKAGE
RθJA (2)
POWER RATING
FOR TA ≤ 25°C
DERATING FACTOR
ABOVE TA = 25°C
DRC
49°C/W
2050 mW
21 mW/°C
YZG
89°C/W
1100 mW
12 mW/°C
Maximum power dissipation is a function of TJ(max), θJA and TA. The maximum allowable power dissipation at any allowable ambient
temperature is PD = [TJ(max) – TA] / θJA.
This thermal data is measured with high-K board (4 layers board according to JESD51-7 JEDEC standard).
ELECTRICAL CHARACTERISTICS
over operating free-air temperature range, typical values are at TA = 25°C. Unless otherwise noted, specifications apply with
VI = 3.6 V, EN = VI, VSEL = VI, SYNC = GND, VSEL0[6] bit = 1.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
IO = 0 mA, Fast PFM mode enabled
Device not switching
110
150
117
160
28
45
TPS62356
IO = 0 mA, Light PFM mode enabled
Device not switching
35
52
TPS62350/1/2/3/4/5/6
IO = 0 mA, 3-MHz PWM mode operation
4.8
EN = GND, EN_DCDC bit = X
0.1
EN = VI, EN_DCDC bit = 0
6.5
UNIT
SUPPLY CURRENT
TPS62350/1/2/3/4/5
TPS62356
IQ
Operating quiescent
current
TPS62350/1/2/3/4/5
I(SD)
Shutdown current
V(UVLO)
Undervoltage lockout threshold
2.20
µA
µA
mA
2
µA
µA
2.3
V
ENABLE, VSEL, SDA, SCL, SYNC
VIH
High-level input voltage
VIL
Low-level input voltage
Ilkg
Input leakage current
1.2
V
0.4
V
µA
Input tied to GND or VI
0.01
1
VI = V(GS) = 3.6 V, YZG package
250
500
VI = V(GS) = 3.6 V, DRC package
275
500
VI = V(GS) = 2.7 V, DRC package
350
750
VI = V(GS) = 3.2 V, YZG package
320
500
VI = V(GS) = 3.6 V, YZG package
150
350
VI = V(GS) = 3.6 V, DRC package
165
350
VI = V(GS) = 2.7 V, YZG / DRC package
210
500
1
µA
15
50
Ω
1150
1350
1600
mA
1300
1550
1800
mA
POWER SWITCH
TPS62350/1/2/3/4/5
rDS(on)
P-channel MOSFET on
resistance
Ilkg
P-channel leakage current
TPS62356
rDS(on)
N-channel MOSFET on
resistance
TPS62350/1/2/3/4/5/6
Ilkg
N-channel leakage current
R(DIS)
Discharge resistor for power-down sequence
P-MOS current limit
TPS62350/1/2/3/4/5
TPS62356
Copyright © 2006–2008, Texas Instruments Incorporated
V(DS) = 6 V
1
V(DS) = 6 V
2.7 V ≤ VI ≤ 5.5 V
Submit Documentation Feedback
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
mΩ
µA
mΩ
3
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
SLVS540E – MAY 2006 – REVISED APRIL 2008 .............................................................................................................................................................. www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
over operating free-air temperature range, typical values are at TA = 25°C. Unless otherwise noted, specifications apply with
VI = 3.6 V, EN = VI, VSEL = VI, SYNC = GND, VSEL0[6] bit = 1.
PARAMETER
N-MOS current limit
(sourcing)
TPS62350/1/2/3/4/5
N-MOS current limit
(sinking)
TPS62350/1/2/3/4/5
TPS62356
TPS62356
Input current limit under TPS62350/1/2/3/4/5
short-circuit conditions
TPS62356
TEST CONDITIONS
2.7 V ≤ VI ≤ 5.5 V
2.7 V ≤ VI ≤ 5.5 V
MIN
TYP
MAX
UNIT
900
1100
1300
mA
1200
1400
1700
mA
-500
-700
-900
mA
-500
-700
-900
mA
VO = 0 V
Thermal shutdown
Thermal shutdown hysteresis
675
mA
775
mA
150
°C
20
°C
OSCILLATOR
fSW
Oscillator frequency
3.35
MHz
f(SYNC)
Synchronization range
CONTROL2[4:3] = 00
2.65
2.65
3
3.35
MHz
Duty cycle of external clock signal
20%
80%
TPS62350
0.75
1.5375
V
TPS62351
0.90
1.6875
V
TPS62352
0.75
1.4375
V
TPS62353
0.75
1.5375
V
TPS62354
0.75
1.5375
V
TPS62355
0.75
1.5375
V
TPS62356
1.50
1.975
OUTPUT
VO
ton(MIN)
Output voltage range
Minimum on-time (P-channel MOSFET)
Resistance into FB sense pin
700
VI = 3.6 V, VO = 1.35 V, IO(DC) = 0 mA
PWM operation
VO
Output voltage
DC accuracy
TPS62350
VO
Output voltage
DC accuracy
TPS62351
4
Output voltage
DC accuracy
TPS62352
Submit Documentation Feedback
1000
kΩ
1.5%
2.7 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 800 mA
VO = 0.75 V, 1.05 V, 1.35 V, 1.5375 V
PWM operation
–2%
2%
2.7 V ≤ VI ≤ 5.5 V, IO(DC) = 0 mA
VO = 1.05 V, L = 1 µH, Light PFM
–1%
4.5%
2.7 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 800 mA
VO = 1.35 V, L = 1 µH, Fast PFM/PWM
–2%
3%
2.7 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 800 mA
VO = 1.05 V, L = 1 µH, Light or Fast PFM/PWM
–2%
4.5%
–1.5%
1.5%
2.7 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 800 mA
VO = 0.90 V, 1.10 V, 1.50 V, 1.6875 V
PWM operation
–2%
2%
2.7 V ≤ VI ≤ 5.5 V, IO(DC) = 0 mA
VO = 1.10 V, L = 1 µH, Light PFM
–1%
4.5%
2.7 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 800 mA
VO = 1.10 V, L = 1 µH, Light or Fast PFM/PWM
–2%
4.5%
2.7 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 800 mA
VO = 1.50 V, L = 1 µH, Light or Fast PFM/PWM
–2%
4.0%
–1.5%
1.5%
2.7 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 800 mA
VO = 0.75 V, 1.05 V, 1.20 V, 1.4375 V
PWM operation
–2%
2%
2.7 V ≤ VI ≤ 5.5 V, IO(DC) = 0 mA
VO = 1.05 V, L = 1 µH, Light PFM
–1%
4.5%
2.7 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 800 mA
VO = 1.20 V, L = 1 µH, Fast PFM/PWM
–2%
3%
2.7 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 800 mA
VO = 1.05 V, L = 1 µH, Light or Fast PFM/PWM
–2%
4.5%
VI = 3.6 V, VO = 1.20 V, IO(DC) = 0 mA
PWM operation
VO
ns
–1.5%
VI = 3.6 V, VO = 1.50 V, IO(DC) = 0 mA
PWM operation
V
35
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
ELECTRICAL CHARACTERISTICS (continued)
over operating free-air temperature range, typical values are at TA = 25°C. Unless otherwise noted, specifications apply with
VI = 3.6 V, EN = VI, VSEL = VI, SYNC = GND, VSEL0[6] bit = 1.
PARAMETER
VO
Output voltage
DC accuracy
TPS62353
TEST CONDITIONS
MIN
VI = 3.6 V, VO = 1.20 V, IO(DC) = 0 mA
PWM operation
–1.5%
1.5%
2.7 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 800 mA
VO = 0.75 V, 1.00 V, 1.20 V, 1.5375 V
PWM operation
–2%
2%
2.7 V ≤ VI ≤ 5.5 V, IO(DC) = 0 mA,
VO = 1.00 V, L = 1 µH, Light PFM
–1%
4.5%
2.7 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 800 mA
VO = 1.20 V, L = 1 µH, Fast PFM/PWM
–2%
3%
2.7 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 800 mA
VO = 1.00 V, L = 1 µH, Light or Fast PFM/PWM
–2%
4.5%
–1.5%
1.5%
2.7 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 800 mA
VO = 0.75 V, 1.05 V, 1.30 V, 1.5375 V
PWM operation
–2%
2%
2.7 V ≤ VI ≤ 5.5 V, IO(DC) = 0 mA,
VO = 1.05 V, L = 1 µH, Light PFM
–1%
4.5%
2.7 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 800 mA
VO = 1.30 V, L = 1 µH, Fast PFM/PWM
–2%
3%
2.7 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 800 mA
VO = 1.05 V, L = 1 µH, Light or Fast PFM/PWM
–2%
4.5%
–1.5%
1.5%
2.7 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 800 mA
VO = 0.75 V, 0.9 V, 1.15 V, 1.5375 V
PWM operation
–2%
2%
2.7 V ≤ VI ≤ 5.5 V, IO(DC) = 0 mA
VO = 0.9 V, L = 1 µH, Light PFM
–1%
4.5%
2.7 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 800 mA
VO = 1.15 V, L = 1 µH, Fast PFM/PWM
–2%
3%
2.7 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 800 mA
VO = 0.9 V, L = 1 µH, Light or Fast PFM/PWM
–2%
4.5%
2.7 V ≤ VI ≤ 3.2 V, 0 mA ≤ IO(DC) ≤ 800 mA
3.2 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 1000 mA (1)
VO = 1.80 V
PWM operation
–2%
2%
2.7 V ≤ VI ≤ 5.5 V, IO(DC) = 0 mA
VO = 1.80 V, L = 1 µH, Light PFM
–1%
4.5%
2.7 V ≤ VI ≤ 3.2 V, 0 mA ≤ IO(DC) ≤ 800 mA
3.2 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 1000 mA (1)
VO = 1.80 V, L = 1 µH, Fast PFM/PWM
–2%
3%
2.7 V ≤ VI ≤ 3.2 V, 0 mA ≤ IO(DC) ≤ 800 mA
3.2 V ≤ VI ≤ 5.5 V, 0 mA ≤ IO(DC) ≤ 1000 mA (1)
VO = 1.80 V, L = 1 µH, Light or Fast PFM/PWM
–2%
4.5%
VI = 3.6 V, VO = 1.30 V, IO(DC) = 0 mA,
PWM operation
VO
Output voltage
DC accuracy
TPS62354
VI = 3.6 V, VO = 1.15 V, IO(DC) = 0 mA,
PWM operation
VO
VO
ΔVO
Output voltage
DC accuracy
Output voltage
DC accuracy
TPS62355
TPS62356
MAX
IO(DC) = 0 mA to 800 mA, PWM operation
DC output voltage line regulation
VI = VO + 0.5 V (min 2.7 V) to 5.5 V,
IO(DC) = 300 mA
0
%/V
VO = 0.9 V, IO(DC) = 0 mA, L = 1 µH,
Light PFM operation
33
mVPP
VO = 1.05 V, IO(DC) = 1 mA , L = 1 µH,
Light PFM operation
30
mVPP
VO = 1.10 V, IO(DC) = 1 mA,
L = 1 µH, Light PFM operation, VSEL0[6] bit = 0
12
mVPP
VO = 1.35 V, IO(DC) = 1 mA,
L = 1 µH, Fast PFM operation
–0.0003
UNIT
DC output voltage load regulation
Power-save mode ripple voltage
(1)
TYP
0.025 VO
%/mA
VPP
In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may
have to be derated. Maximum ambient temperature (TA(max)) is dependent on the maximum operating junction temperature (TJ(max)), the
maximum power dissipation of the device in the application (PD(max)), and the junction-to-ambient thermal resistance of the part/package
in the application (θJA), as given by the following equation: TA(max)= TJ(max)–(θJA X PD(max)).
Copyright © 2006–2008, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
5
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
SLVS540E – MAY 2006 – REVISED APRIL 2008 .............................................................................................................................................................. www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
over operating free-air temperature range, typical values are at TA = 25°C. Unless otherwise noted, specifications apply with
VI = 3.6 V, EN = VI, VSEL = VI, SYNC = GND, VSEL0[6] bit = 1.
PARAMETER
Ilkg
TYP
MAX
Leakage current into SW pin
VI > VO, 0 V ≤ V(SW) ≤ VI, EN = GND
TEST CONDITIONS
MIN
0.01
1
Reverse leakage current into SW pin
VI = open, V(SW) = 6 V, EN = GND
0.01
1
UNIT
µA
DAC
Resolution
TPS62350
TPS62351
TPS62352
TPS62353
TPS62354
TPS62355
TPS62356
Differential nonlinearity
6
Bits
Specified monotonic by design
±0.8
LSB
TIMING
Setup Time Between Rising EN and Start of I2C
Stream
Output voltage settling
time
VO
TPS62350
TPS62350
Start-up time
TPS62351
TPS62352
µs
250
From min to max output voltage,
IO(DC) = 500 mA, PWM operation
µs
3
Time from active EN to VO
VO = 1.35 V, RL = 5Ω, PWM operation
180
Time from active EN to VO
VO = 1.05 V, IO(DC) = 0 mA, Light PFM operation
170
Time from active EN_DCDC bit to VO
VO = 1.5 V, RL = 5Ω, PWM operation
45
Time from active EN to VO
VO = 1.2 V, RL = 5Ω, PWM operation
175
Time from active EN to VO
VO = 1.05 V, IO(DC) = 0 mA, Light PFM operation
170
µs
I2C INTERFACE TIMING CHARACTERISTICS (1)
PARAMETER
f(SCL)
SCL Clock Frequency
Bus Free Time Between a STOP and
START Condition
tBUF
TEST CONDITIONS
MIN
MAX
UNIT
Standard mode
100
kHz
Fast mode
400
kHz
High-speed mode (write operation), CB – 100 pF max
3.4
MHz
High-speed mode (read operation), CB – 100 pF max
3.4
MHz
High-speed mode (write operation), CB – 400 pF max
1.7
MHz
High-speed mode (read operation), CB – 400 pF max
1.7
MHz
Standard mode
4.7
µs
Fast mode
1.3
µs
4
µs
Fast mode
600
ns
High-speed mode
160
ns
Standard mode
4.7
µs
Standard mode
tHD, tSTA
tLOW
Hold Time (Repeated) START
Condition
LOW Period of the SCL Clock
Fast mode
1.3
µs
High-speed mode, CB – 100 pF max
160
ns
High-speed mode, CB – 400 pF max
320
ns
4
µs
600
ns
High-speed mode, CB – 100 pF max
60
ns
High-speed mode, CB – 400 pF max
120
ns
Standard mode
tHIGH
(1)
6
HIGH Period of the SCL Clock
Fast mode
Specified by design. Not tested in production.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
I2C INTERFACE TIMING CHARACTERISTICS (continued)
PARAMETER
tSU, tSTA
Setup Time for a Repeated START
Condition
tSU, tDAT Data Setup Time
tHD, tDAT Data Hold Time
TEST CONDITIONS
MIN
Standard mode
4.7
µs
Fast mode
600
ns
High-speed mode
160
ns
Standard mode
250
ns
Fast mode
100
ns
High-speed mode
10
ns
Standard mode
0
3.45
µs
Fast mode
0
0.9
µs
High-speed mode, CB – 100 pF max
0
70
ns
High-speed mode, CB – 400 pF max
tRCL
Rise Time of SCL Signal
tRCL1
tFCL
tRDA
tFDA
Fall Time of SCL Signal
Rise Time of SDA Signal
Fall Time of SDA Signal
tSU, tSTO Setup Time for STOP Condition
CB
0
150
ns
20 + 0.1 CB
1000
ns
Fast mode
20 + 0.1 CB
300
ns
10
40
ns
High-speed mode, CB – 100 pF max
20
80
ns
Standard mode
20 + 0.1 CB
1000
ns
Fast mode
20 + 0.1 CB
300
ns
High-speed mode, CB – 100 pF max
10
80
ns
High-speed mode, CB – 400 pF max
20
160
ns
Standard mode
20 + 0.1 CB
300
ns
Fast mode
20 + 0.1 CB
300
ns
High-speed mode, CB – 100 pF max
10
40
ns
High-speed mode, CB – 400 pF max
20
80
ns
Standard mode
20 + 0.1 CB
1000
ns
Fast mode
20 + 0.1 CB
300
ns
High-speed mode, CB – 100 pF max
10
80
ns
High-speed mode, CB – 400 pF max
20
160
ns
Standard mode
20 + 0.1 CB
300
ns
Fast mode
20 + 0.1 CB
300
ns
High-speed mode, CB – 100 pF max
10
80
ns
High-speed mode, CB – 400 pF max
20
160
Standard mode
4
µs
Fast mode
600
ns
High-speed mode
160
ns
Capacitive Load for SDA and SCL
Copyright © 2006–2008, Texas Instruments Incorporated
UNIT
Standard mode
High-speed mode, CB – 400 pF max
Rise Time of SCL Signal After a
Repeated START Condition and After
an Acknowledge BIT
MAX
400
Submit Documentation Feedback
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
ns
pF
7
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
SLVS540E – MAY 2006 – REVISED APRIL 2008 .............................................................................................................................................................. www.ti.com
I2C TIMING DIAGRAMS
SDA
tf
tLOW
tsu;DAT
tr
tf
tBUF
tr
thd;STA
SCL
S
thd;STA
thd;DAT
tsu;STA
tsu;STO
HIGH
Sr
P
S
Figure 1. Serial Interface Timing Diagram for F/S-Mode
Sr
Sr P
tfDA
trDA
SDAH
tsu;STA
thd;DAT
thd;STA
tsu;STO
tsu;DAT
SCLH
tfCL
trCL1
See Note A
trCL1
trCL
tHIGH
tLOW
tLOW
tHIGH
See Note A
= MCS Current Source Pull-Up
= R(P) Resistor Pull-Up
Note A: First rising edge of the SCLH signal after Sr and after each acknowledge bit.
Figure 2. Serial Interface Timing Diagram for HS-Mode
8
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
PIN ASSIGNMENTS
TPS6235x
QFN−10
(TOP VIEW)
TPS6235x
CSP−12
(BOTTOM VIEW)
TPS6235x
CSP−12
(TOP VIEW)
A1
A2
A3
A3
A2
A1
B1
B2
B3
B3
B2
B1
C1
C2
C3
C3
C2
C1
D1
D2
D3
D3
D2
D1
TERMINAL FUNCTIONS
TERMINAL
I/O
DESCRIPTION
NO.
QFN
NO.
CSP
PVIN
1
A3
Supply voltage for output power stage.
AVIN
2
B3
This is the input voltage pin of the device. Connect directly to the input bypass capacitor.
EN
7
C2
I
This is the enable pin of the device. Connect this pin to ground forces the device into shutdown
mode. Pulling this pin to VI enables the device. On the rising edge of the enable pin, all the
registers are reset with their default values. This pin must not be left floating and must be
terminated.
VSEL
5
D2
I
VSEL signal is primarily used to scale the output voltage and to set the TPS6235x operation
between active mode (VSEL=HIGH) and sleep mode (VSEL=LOW). The mode of operation can
also be adapted by I2C settings. This pin must not be left floating and must be terminated.
SDA
3
C3
I/O
SCL
4
D3
I
Serial interface clock line
FB
6
D1
I
Output feedback sense input. Connect FB to the converter output.
AGND
8
C1
SYNC
N/A
B2
PGND
9
A1 B1
SW
10
A2
NAME
PowerPAD™
Serial interface address/data line
Analog ground
I
Input for synchronization to external clock signal. Synchronizes the converter switching frequency
to an external clock signal. This pin must not be left floating and must be terminated. Connecting
SYNC to static high or low state has no effect on the converter operation.
Power ground. Connect to AGND underneath IC.
I/O
This is the switch pin of the converter and connected to the drain of the internal power MOSFETs.
N/A
Internally connected to PGND.
Copyright © 2006–2008, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
9
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
SLVS540E – MAY 2006 – REVISED APRIL 2008 .............................................................................................................................................................. www.ti.com
FUNCTIONAL BLOCK DIAGRAM
SYNC
EN
PVIN
N-MOS Current Limit
Compator
_
SDA
SCL
I 2C I/F
Control
Logic
Registers
6-Bit
DAC
VDAC
Soft-Start
3 MHz
Oscillator + PLL
EN Discharge
+
_
-
-
+
+
-
2C
+
REF
REF
P-MOS Current Limit
Compator
C
R
Switching
Logic
ò
2R
FB
+
Comp Low
Sawtooth
Generator
VSEL
Power Save
Mode
+
+-
Gate Driver
SW
Anti
Shoot-Through
R(DIS)
+
+
P
EN Discharge
P
AVIN
FB
Undervoltage
Lockout
Bias Supply
Comp Low
+
_
A
VO NOM
Bandgap
VREF = 0.4 V
AGND
Thermal
Shutdown
PGND
PARAMETER MEASUREMENT INFORMATION
U1
VI
C1
10 mF
PVIN
FB
AVIN
SW
PGND
2.7 V .. 6 V
PGND
A
VI
AGND
L1
VO
C2
10 mF
A
EN
VSEL
I 2 C Bus
SDA
SCL
SYNC
List of Components:
U1 = TPS6235x
L1 = FDK MIPSA2520 Series
C1, C2 = TDK C1608X5R0G106MT
Note: The internal registers are set to their default values.
10
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
TYPICAL CHARACTERISTICS
Table of Graphs
FIGURE
η
vs Output current
Efficiency
DC output voltage
VO
3, 4, 5, 6
vs Input voltage
7
vs Output current
8, 9, 12
vs Input voltage
10, 11
vs Ambient temperature
13
Measured output voltage
vs DAC target output voltage
14
IQ
Quiescent current
vs Input voltage
15
ISD
Shutdown current
vs Input voltage
16
f(OSC)
Oscillator frequency
vs Input voltage
17
P-channel MOSFET rDS(on)
vs Input voltage
18
N-channel MOSFET rDS(on)
vs Input voltage
19
Inductor peak current
vs Ambient temperature
rDS(on)
IP
20
Load transient response
21, 22, 23, 24, 25, 26
27, 28, 29, 30, 31, 32
Line transient response
33
Combined line and load transient
response
34
PWM operation
35
Duty cycle jitter
36
Power-save mode operation
37, 38
Dynamic voltage management
39, 40
Output voltage ramp control
41
Start-up
42, 43
EFFICIENCY
vs
OUTPUT CURRENT
EFFICIENCY
vs
OUTPUT CURRENT
100
LPFM/PWM
90
80
80
70
70
Efficiency − %
Efficiency − %
90
100
60
50
3-MHz PWM
FPFM/PWM
40
30
LPFM/PWM
60
50
FPFM/PWM
40
30
20
VI = 3.6 V
VO = 1.35 V
20
VI = 3.6 V
VO = 1.05 V
10
L = 1 mH
CO = 10 mF
10
L = 1 mH
CO = 10 mF
0
0.1
1
10
100
IO − Output Current − mA
Figure 3.
Copyright © 2006–2008, Texas Instruments Incorporated
1000
0
0.1
1
10
100
IO − Output Current − mA
1000
Figure 4.
Submit Documentation Feedback
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
11
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
SLVS540E – MAY 2006 – REVISED APRIL 2008 .............................................................................................................................................................. www.ti.com
EFFICIENCY
vs
OUTPUT CURRENT
EFFICIENCY
vs
OUTPUT CURRENT
100
100
90
90
VI = 3.6 V
VO = 1.35 V
80
80
CO = 10 mF
3-MHz PWM Mode
70
70
Efficiency − %
Efficiency − %
LPFM/PWM
60
50
3-MHz PWM
FPFM/PWM
40
30
50
L = 1 mH
40
30
20
VI = 3.6 V
VO = 1.5 V
20
10
L = 1 mH
CO = 10 mF
10
0
0.1
L = 2.2 mH
60
0
1
10
100
IO − Output Current − mA
1000
1
10
100
IO − Output Current − mA
Figure 5.
Figure 6.
EFFICIENCY
vs
INPUT VOLTAGE
DC OUTPUT VOLTAGE
vs
OUTPUT CURRENT
1000
1.373
100
IO = 500 mA
90
1.363
Efficiency − %
70
60
IO = 1 mA
IO = 10 mA
50
IO = 100 mA
40
IO = 200 mA
30
20
10
2.7 2.9 3.1 3.3 3.5 3.7 3.9 4.1 4.3 4.5 4.7 4.9 5.1 5.3 5.5
VI − Input Voltage − V
Figure 7.
Submit Documentation Feedback
FPFM/PWM Mode
1.353
PWM Mode
1.343
1.333
VI = 3.6 V
VO = 1.35 V
L = 1 mH
CO = 10 mF
VO = 1.35 V
FPFM/PWM Mode
0
12
VO − DC Output Voltage − V
80
1.323
0.1
L = 1 mH
CO = 10 mF
1
10
100
IO − Output Current − mA
1000
Figure 8.
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
DC OUTPUT VOLTAGE
vs
OUTPUT CURRENT
DC OUTPUT VOLTAGE
vs
INPUT VOLTAGE
1.070
0.790
0.785
1.065
0.780
1.060
VO − DC Output Voltage − V
VO − DC Output Voltage − V
LPFM/PWM Mode
1.055
PWM Mode
1.050
1.045
1.040
VO = 0.75 V
L = 1 mH
CO = 10 mF
LPFM/PWM Mode
IO = 100 mA
0.775
0.770
IO = 100 mA
0.765
0.760
IO = 10 mA
0.755
0.750
0.745
1.035
1.030
0.1
VI = 3.6 V
VO = 1.05 V
L = 1 mH
CO = 10 mF
1
10
100
IO − Output Current − mA
0.735
1000
2.7 2.9 3.1 3.3 3.5 3.7 3.9 4.1 4.3 4.5 4.7 4.9 5.1 5.3 5.5
VI − Input Voltage − V
Figure 9.
Figure 10.
DC OUTPUT VOLTAGE
vs
INPUT VOLTAGE
DC OUTPUT VOLTAGE
vs
OUTPUT CURRENT
1.525
0.930
VO = 1.5 V
1.515
L = 1 mH
CO = 10 mF
LPFM/PWM Mode
IO = 100 mA
1.510
IO = 10 mA
1.505
1.500
0.925
IO = 100 mA
1.495
IO = 400 mA
1.490
1.485
VO − DC Output Voltage − V
VO − DC Output Voltage − V
1.520
IO = 400 mA
0.740
VO = 0.9 V
L = 1 mH
CO = 10 mF
LPFM/PWM Mode
vs
LPFM Optimize Bit
0.920
IO = 100 mA, bit = 1
0.915
IO = 10 mA, bit = 1
0.910
0.905
0.900
0.895
0.890
IO = 100 mA, bit = 0
IO = 10 mA, bit = 0
IO = 400 mA, bit = 0
1.480
2.7 2.9 3.1 3.3 3.5 3.7 3.9 4.1 4.3 4.5 4.7 4.9 5.1 5.3 5.5
0.885
2.7 2.9 3.1 3.3 3.5 3.7 3.9 4.1 4.3 4.5 4.7 4.9 5.1 5.3 5.5
VI − Input Voltage − V
VI − Input Voltage − V
Figure 11.
Copyright © 2006–2008, Texas Instruments Incorporated
Figure 12.
Submit Documentation Feedback
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
13
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
SLVS540E – MAY 2006 – REVISED APRIL 2008 .............................................................................................................................................................. www.ti.com
DC OUTPUT VOLTAGE
vs
AMBIENT TEMPERATURE
MEASURED OUTPUT VOLTAGE
vs
DAC TARGET OUTPUT VOLTAGE
5
1.360
IO = 100 mA
4
L = 1 mH
CO = 10 mF
3-MHz PWM Mode
VO − Measured Output Voltage − mV
VO − DC Output Voltage − V
1.355
VI = 2.7 V
1.350
1.345
VI = 3.6 V
VI = 4.5 V
1.340
1.335
3
o
TA = 85 C
2
1
0
o
TA = -40 C
-1
-2
-3
0
10
20
30
40
50
60
70 80 85
TA − Ambient Temperature − oC
1.35
SHUTDOWN CURRENT
vs
INPUT VOLTAGE
1.45
1.55
10
9
o
o
TA = 85 C
o
TA = 25 C
30
o
TA = -40 C
I(SD) − Shutdown Current − mA
IQ − Quiescent Current − mA
1.25
1.15
QUIESCENT CURRENT
vs
INPUT VOLTAGE
o
8
TA = 85 C
TA = 25 C
7
6
5
o
TA = -30 C
4
3
2
1
EN = High
EN_DCDC bit = 0
0
20
2.7 2.9 3.1 3.3 3.5 3.7 3.9 4.1 4.3 4.5 4.7 4.9 5.1 5.3 5.5
VI − Input Voltage − V
Figure 15.
14
1.05
Figure 14.
45
25
0.95
Figure 13.
VO = 1.05 V
LPFM Mode
35
0.85
L = 1 mH
CO = 10 mF
VO − DAC Target Output Voltage − V
50
40
VI = 3.6 V
IO = 100 mA
3 MHz PWM Mode
-4
0.75
1.330
-40 -30 -20 -10
o
TA = 25 C
Submit Documentation Feedback
2.7 2.9 3.1 3.3 3.5 3.7 3.9 4.1 4.3 4.5 4.7 4.9 5.1 5.3 5.5
VI − Input Voltage − V
Figure 16.
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
OSCILLATOR FREQUENCY
vs
INPUT VOLTAGE
rDS(on) P-MOSFET
vs
INPUT VOLTAGE
3.15
450
o
400
3.1
TA = 25 C
3.05
3
o
TA = 85 C
o
TA = 85oC
2.95
rDS(on) − P-MOSFET − mW
f(OSC) − Oscillator Frequency − MHz
TA = -40 C
2.9
350
o
TA = 25 C
300
250
200
o
TA = -40 C
150
2.85
100
2.7 2.9 3.1 3.3 3.5 3.7 3.9 4.1 4.3 4.5 4.7 4.9 5.1 5.3 5.5
2.7 2.9 3.1 3.3 3.5 3.7 3.9 4.1 4.3 4.5 4.7 4.9 5.1 5.3 5.5
VI − Input Voltage − V
VI − Input Voltage − V
Figure 17.
Figure 18.
rDS(on) N-MOSFET
vs
INPUT VOLTAGE
INDUCTOR PEAK CURRENT
vs
AMBIENT TEMPERATURE
1.7
275
Closed Loop
250
1.6
VI = 4.5 V
1.5
VI = 3.6 V
225
200
TA = 25oC
175
150
125
o
TA = -40 C
IP − Inductor Peak Current − A
rDS(on) − N-MOSFET − mW
o
TA = 85 C
1.4
VI = 2.7 V
1.3
1.2
1.1
100
1
75
2.7 2.9 3.1 3.3 3.5 3.7 3.9 4.1 4.3 4.5 4.7 4.9 5.1 5.3 5.5
VI − Input Voltage − V
Figure 19.
Copyright © 2006–2008, Texas Instruments Incorporated
-40 -30 -20 -10
0
10
20
30
40
50
60
70 80 85
o
TA − Ambient Temperature − C
Figure 20.
Submit Documentation Feedback
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
15
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
SLVS540E – MAY 2006 – REVISED APRIL 2008 .............................................................................................................................................................. www.ti.com
LOAD TRANSIENT: 50 mA / 400 mA
PWM OPERATION
IO
200 mA/div
IO
200 mA/div
LOAD TRANSIENT: 50 mA / 400 mA / 50 mA
PWM OPERATION
VI = 3.6 V
VO = 1.35 V
VO
10 mV/div - 1.35-V Offset
VI = 3.6 V
VO = 1.35 V
L = 1 mH
CO = 10 mF
3-MHz PWM Mode
t − Time = 5 ms/div
Figure 22.
LOAD TRANSIENT: 400 mA / 50 mA
PWM OPERATION
LOAD TRANSIENT: 50 mA / 400 mA / 50 mA
FPFM/PWM OPERATION
L = 1 mH
CO = 10 mF
t − Time = 5 ms/div
Figure 23.
16
Submit Documentation Feedback
VO
20 mV/div - 1.35-V Offset
VI = 3.6 V
VO = 1.35 V
3-MHz PWM Mode
IO
200 mA/div
t − Time = 50 ms/div
Figure 21.
VO
10 mV/div - 1.35-V Offset
IO
200 mA/div
VO
10 mV/div - 1.35-V Offset
L = 1 mH
CO = 10 mF
3-MHz PWM Mode
L = 1 mH
CO = 10 mF
VI = 3.6 V
VO = 1.35 V
FPFM/PWM Mode
t − Time = 50 ms/div
Figure 24.
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
VO
20 mV/div - 1.35-V Offset
IO
200 mA/div
VI = 3.6 V
VO = 1.35 V
FPFM/PWM Mode
L = 1 mH
CO = 10 mF
t − Time = 10 ms/div
Figure 25.
Figure 26.
LOAD TRANSIENT: 400 mA / 750 mA / 400 mA
PWM OPERATION
LOAD TRANSIENT: 400 mA / 750 mA
PWM OPERATION
IO
VO
VI = 3.6 V
VO = 1.35 V
3-MHz PWM Mode
L = 1 mH
CO = 10 mF
t − Time = 50 ms/div
Figure 27.
Copyright © 2006–2008, Texas Instruments Incorporated
200 mA/div - 400 mA Offset
t − Time = 10 ms/div
VI = 3.6 V
VO = 1.35 V
3-MHz PWM Mode
10 mV/div - 1.35-V Offset
VO
20 mV/div - 1.35-V Offset
VI = 3.6 V
VO = 1.35 V
FPFM/PWM Mode
L = 1 mH
CO = 10 mF
200 mA/div - 400 mA Offset
IO
VO
10 mV/div - 1.35-V Offset
LOAD TRANSIENT: 400 mA / 50 mA
FPFM/PWM OPERATION
IO
200 mA/div
LOAD TRANSIENT: 50 mA / 400 mA
FPFM/PWM OPERATION
L = 1 mH
CO = 10 mF
t − Time = 5 ms/div
Figure 28.
Submit Documentation Feedback
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
17
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
SLVS540E – MAY 2006 – REVISED APRIL 2008 .............................................................................................................................................................. www.ti.com
LOAD TRANSIENT: 1 mA / 100 mA / 1 mA
LFPM/PWM OPERATION
VI = 3.6 V
VO = 1.05 V
IO
50 mA/div
VO
10 mV/div - 1.05-V Offset
VI = 3.6 V
VO = 1.35 V
3-MHz PWM Mode
L = 1 mH
CO = 10 mF
L = 1 mH
CO = 10 mF
LPFM Mode
t − Time = 5 ms/div
Figure 29.
t − Time = 50 ms/div
Figure 30.
LOAD TRANSIENT: 1 mA / 100 mA
LPFM/PWM OPERATION
LOAD TRANSIENT: 100 mA / 1 mA
LPFM/PWM OPERATION
t − Time = 2 ms/div
Figure 31.
Submit Documentation Feedback
IL
200 mA/div
L = 1 mH
CO = 10 mF
VO
IO
LPFM Mode
100 mA/div
VI = 3.6 V
VO = 1.05 V
10 mV/div - 1.05-V Offset
IO
200 mA/div - 400 mA Offset
VO
IL
200 mA/div
VO
10 mV/div - 1.05-V Offset
IO
18
100 mA/div
10 mV/div - 1.35-V Offset
LOAD TRANSIENT: 750 mA / 400 mA
PWM OPERATION
VI = 3.6 V
VO = 1.05 V
LPFM Mode
L = 1 mH
CO = 10 mF
t − Time = 2 ms/div
Figure 32.
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
COMBINED LINE/LOAD TRANSIENT
(3.6 V TO 4.2 V, 400 mA TO 800 mA)
PWM OPERATION
L = 1 mH
CO = 10 mF
3-MHz PWM Mode
t − Time = 100 ms/div
VI
500 mV/div - 3-V Offset
IO = 50 mA
VO = 1.35 V
VO
50 mV/div - 1.35-V Offset
VI
500 mV/div - 3.6-V Offset
VO
10 mV/div - 1.35-V Offset
LINE TRANSIENT
PWM OPERATION
Figure 33.
VI = 3.6 V, VO = 1.35 V
IO = 200 mA
VO = 1.35 V
3 MHz PWM Mode
t − Time = 10 ms/div
Figure 34.
DUTY CYCLE JITTER
VI = 3.6 V, VO = 1.35 V
L = 1 mH, CO = 10 mF
3-MHz PWM Mode
IO = 200 mA
SW (1 V/div)
IL
SW
2 V/div
VO
20 mV/div - 1.35-V Offset
200 mA/div
PWM OPERATION
IO
500 mA/div
L = 1 mH
CO = 10 mF
3-MHz PWM Mode
t − Time = 200 ns/div
Figure 35.
Copyright © 2006–2008, Texas Instruments Incorporated
t − Time = 50 ns/div
Figure 36.
Submit Documentation Feedback
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
19
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
SLVS540E – MAY 2006 – REVISED APRIL 2008 .............................................................................................................................................................. www.ti.com
IL
200 mA/div
L = 1 mH
CO = 10 mF
FPFM Mode
VI = 3.6 V
VO = 1.05 V
L = 1 mH
CO = 10 mF
IO = 1 mA
LPFM Mode
t − Time = 40 ms/div
Figure 38.
DYNAMIC VOLTAGE MANAGEMENT
DYNAMIC VOLTAGE MANAGEMENT
PWM
VO = 1.05 V
VO
VO = 1.35 V
IL
FPFM
VI = 3.6 V
VO = 1.05 V (FPFM) / 1.35 V (PWM)
Submit Documentation Feedback
RL = 5 W
100 mV/div - 1.05-V Offset
VSEL
2 V/div
t − Time = 2.5 ms/div
Figure 37.
t − Time = 20 ms/div
Figure 39.
20
VO
IO = 40 mA
20 mV/div - 1.05-V Offset
VI = 3.6 V
VO = 1.35 V
POWER SAVE MODE OPERATION
VI = 3.6 V
VO = 1.05 V (LPFM) / 1.35 V (PWM)
VO = 1.35 V
VO = 1.05 V
PWM
LPFM
200 mA/div
IL
200 mA/div
VO
VO
IL
500 mA/div
100 mV/div - 1.05-V Offset
VSEL
2 V/div
20 mV/div - 1.35-V Offset
POWER SAVE MODE OPERATION
RL = 270 W
t − Time = 50 ms/div
Figure 40.
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
VO
VO
200 mV/div - 0.75-V Offset
VO = 1.5 V
500 mV/div
VI = 3.6 V
VO = 0.75 V / 1.5 V (PWM)
IO = 0 mA
IL
EN
2 V/div
START UP
200 mA/div
VSEL
2 V/div
OUTPUT VOLTAGE
RAMP CONTROL
VI = 3.6 V
VO = 1.05 V (LPFM)
IO = 0 mA
Slew Rate = 4.5 mV/ms
VO = 0.75 V
t − Time = 50 ms/div
Figure 41.
t − Time = 50 ms/div
Figure 42.
EN
2 V/div
START UP
VI = 3.6 V
VO = 1.35 V (PWM)
VO
500 mV/div
IL
500 mA/div
RL = 5 W
t − Time = 50 ms/div
Figure 43.
Copyright © 2006–2008, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
21
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
SLVS540E – MAY 2006 – REVISED APRIL 2008 .............................................................................................................................................................. www.ti.com
DETAILED DESCRIPTION
Operation
The TPS6235x is a synchronous step-down converter typically operating with a 3-MHz fixed frequency pulse
width modulation (PWM) at moderate to heavy load currents. At light load currents, the converter operates in
power-save mode with pulse frequency modulation (PFM). The device integrates two power-save modes
optimized either for ultra-high efficiency at light load (light PFM) or for transient response when turning in PWM
operation (fast PFM). Both power-save modes automatically transition to PWM operation when the load current
increases.
The TPS6235x integrates an I2C compatible interface allowing transfers up to 3.4 Mbps. This communication
interface can be used for dynamic voltage scaling with voltage steps down to 12.5 mV (or to 25 mV steps for
TPS62356), for reprogramming the mode of operation (light PFM, fast PFM or forced PWM) or disable/enabling
the output voltage for instance. For more details, see the I2C interface and register description section.
During PWM operation, the converter uses a unique fast response, voltage mode, control scheme with input
voltage feed-forward. This achieves best-in-class load and line response and allows the use of tiny inductors and
small ceramic input and output capacitors. At the beginning of each switching cycle, the P-channel MOSFET
switch is turned on and the inductor current ramps up until the comparator trips and the control logic turns off the
switch. The operating frequency is set to 3 MHz and can be synchronized on-the-fly to an external oscillator or to
a master dc/dc converter (refer to application examples).
The device integrates two current limits, one in the P-channel MOSFET and another one in the N-channel
MOSFET. When the current in the P-channel MOSFET reaches its current limit, the P-channel MOSFET is
turned off and the N-channel MOSFET is turned on. When the current in the N-channel MOSFET is above the
N-MOS current limit threshold, the N-channel MOSFET remains on until the current drops below its current limit.
The current limit in the N-channel MOSFET is important for small duty-cycle operation when the current in the
inductor does not decrease because of the P-channel MOSFET current limit delay, or because of start-up
conditions where the output voltage is low.
Power-Save Mode : Fast PFM
With decreasing load current, the device automatically switches into pulse skipping operation in which the power
stage operates intermittently based on load demand. By running cycles periodically, the switching losses are
minimized, and the device runs with a minimum quiescent current and maintains high efficiency.
In fast PFM mode, the converter only operates when the output voltage trips below a set threshold voltage (VO
nominal). It ramps up the output voltage with several pulses and goes into power-save mode when the inductor
current reaches zero. As a consequence in power-save mode the average output voltage is slightly higher than
its nominal value in PWM mode. The fast PFM mode is optimized for fast response when transitioning between
pulse skipping and PWM operation.
PFM Mode at Light Load
PFM Ripple
Comp Low Threshold = VONOM
PWM Mode at Heavy Load
Figure 44. Operation in PFM Mode and Transfer to PWM Mode
22
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
Power-Save Mode : Light PFM
With decreasing load current, the device can also automatically switch into light PFM pulse skipping operation in
which the power stage operates intermittently based on load demand. The advantage of the light PFM is much
lower IQ (28 µA) and drastically higher efficiency compared with fast PFM in low output loads.
In light PFM mode, the converter only operates when the output voltage trips below a set threshold voltage
(VOnominal). It ramps up the output voltage with one or several pulses and goes back into power-save mode. As
a consequence in power-save mode the average output voltage is slightly higher than its nominal value in PWM
mode.
In order to get a proper transition between light PFM and PWM operation, the output voltage ripple (in light PFM
mode) has been made proportional to the input voltage. It is possible to reduce the output voltage ripple by
setting the LIGHTPFM OPTIMIZE (VSEL0[6] or VSEL1[6]) bit low. However, this is only practical in applications
operating with a 1-µH (typical) inductor, with a load current less than VI / 25 Ω and which do not require the
auto-mode transition function.
When operating with a 2.2-µH (typical) inductor, the LIGHTPFM OPTIMIZE (VSEL0[6] or VSEL1[6]) bit should
always be set to low. In this case, the auto-mode transition is fully functional without any restriction on the load
current.
Mode Selection and Frequency Synchronization
The TPS6235x can be synchronized to an external clock signal by the SYNC pin. Pulling the SYNC pin to a
static state high or low state has no effect on the converter's operation.
Depending on the settings of CONTROL1 register the device can be operated in either the fixed frequency PWM
mode or in the automatic PWM and power-save mode. In this mode, the converter operates in fixed frequency
PWM mode at moderate to heavy loads and in the PFM mode during light loads, which maintains high efficiency
over a wide load current range. For more details, see the CONTROL1 register description.
The fixed frequency PWM mode has the tightest regulation and the best line/load transient performance.
Furthermore, this mode of operation allows simple filtering of the switching frequency for noise-sensitive
applications. In fixed frequency PWM mode, the efficiency is lower compared to the power-save mode during
light loads. It is possible to switch from power-save mode (light or fast PWM) to forced PWM mode during
operation either via the VSEL signal or by re-programming the CONTROL1 register. This allows adjustments to
the converters operation to match the specific system requirements leading to more efficient and flexible power
management.
When the synchronization is enabled (CONTROL2[5]=1), the mode is set to fixed-frequency operation and the
P-channel MOSFET turn on is synchronized to the falling edge of the external clock. This creates the ability for
multiple converters to be connected together in a master-slave configuration for frequency matching of the
converters (see the application section for more details).
When CONTROL1[1:0]=00 and VSEL signal is low, the converter operates according to MODE0 bit and the
synchronization is disabled regardless of EN_SYNC and HW_nSW bits.
Soft Start
The TPS6235x has an internal soft-start circuit that limits the inrush current during start-up. This prevents
possible input voltage drops when a battery or a high-impedance power source is connected to the input of the
converter.
In the TPS62350/1/2/3/4/5 devices, the soft start is implemented as a digital circuit increasing the switch current
in steps of typically 350 mA, 675 mA, 1000 mA, and the typical switch current limit of 1350 mA. The current limit
transitions to the next step every 256 clocks (≈ 88µs). To be able to switch from 675 mA to 1000 mA current limit
step, the output voltage needs to be higher than 0.5 x VO(NOM) (otherwise the parts keeps operating at 675 mA
current limit).
In the TPS62356 device, the soft start is implemented as a digital circuit increasing the switch current in steps of
typically 400 mA, 775 mA, 1150 mA, and the typical switch current limit of 1550 mA. The current limit transitions
to the next step every 256 clocks (≈ 88µs). To switch from 775 mA to 1150 mA current limit step, the output
voltage needs to be higher than 0.5 x VO(NOM) (otherwise the parts keeps operating at 775 mA current limit).
Copyright © 2006–2008, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
23
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
SLVS540E – MAY 2006 – REVISED APRIL 2008 .............................................................................................................................................................. www.ti.com
This mechanism is used to limit the output current under short-circuit conditions. Therefore, the start-up time
depends on the output capacitor and load current.
Enable
The device starts operation when EN pin is set high and starts up with the soft start. This signal is gated by the
EN_DCDC bit defined in register VSEL0 and VSEL1. On rising edge of the EN pin, all the registers are reset with
their default values. Enabling the converter's operation via the EN_DCDC bit does not affect internal register
settings. This allows the output voltage to be programmed to other values than the default voltage before starting
up the converter. For more details, see the VSEL0/1 register description.
Pulling the EN pin, VSEL0[6] bit or VSEL1[6] bit low forces the device into shutdown, with a shutdown current as
defined in the electrical characteristics table. In this mode, the P and N-channel MOSFETs are turned off, the
internal resistor feedback divider is disconnected, and the entire internal-control circuitry is switched off. When an
output voltage is present during shutdown mode, which is caused by an external voltage source or super
capacitor, the reverse leakage is specified under electrical characteristics. For proper operation, the EN pin must
be terminated and must not be left floating.
In addition, depending on the setting of CONTROL2[6] bit, the device can actively discharge the output capacitor
when it turns off. The integrated discharge resistor has a typical resistance of 15 Ω. The required time to
discharge the output capacitor at VO depends on load current and the output capacitance value.
Voltage and Mode Selection
The TPS6235x features a pin-selectable output voltage. VSEL is primarily used to scale the output voltage
between active (VSEL=HIGH) and sleep mode (VSEL=LOW). For maximum flexibility, it is possible to reprogram
the operating mode of the converter (e.g. fixed frequency PWM, fast PFM or light PFM) associated with VSEL
signal via the I2C interface
VSEL output voltage and mode selection is defined as following:
VSEL = LOW: DC/DC output voltage determined by VSEL0 register value. DC/DC mode of operation is
determined by MODE0 bit in CONTROL1 register
VSEL = HIGH: DC/DC output voltage determined by VSEL1 register value. DC/DC mode of operation is
determined by MODE1 bit in CONTROL1 register.
Undervoltage Lockout
The undervoltage lockout circuit prevents the device from misoperation at low input voltages. It prevents the
converter from turning on the switch or rectifier MOSFET under undefined conditions.
Short-Circuit Protection
As soon as the output voltage falls below 50% of the nominal output voltage, the converter current limit is
reduced by 50% of the nominal value. Because the short-circuit protection is enabled during start-up, the device
does not deliver more than half of its nominal current limit until the output voltage exceeds 50% of the nominal
output voltage. This needs to be considered when a load acting as a current sink is connected to the output of
the converter.
Thermal Shutdown
As soon as the junction temperature, TJ, exceeds 150°C typical, the device goes into thermal shutdown. In this
mode, the P- and N-channel MOSFETs are turned off. The device continues its operation when the junction
temperature falls below 130°C typical again.
24
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
THEORY OF OPERATION
Serial Interface Description
I2C is a 2-wire serial interface developed by Philips Semiconductor (see I2C-Bus Specification, Version 2.1,
January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the
bus is idle, both SDA and SCL lines are pulled high. All the I2C compatible devices connect to the I2C bus
through open drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal
processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The
master also generates specific conditions that indicate the START and STOP of data transfer. A slave device
receives and/or transmits data on the bus under control of the master device.
The TPS6235x device works as a slave and supports the following data transfer modes, as defined in the
I2C-Bus Specification: standard mode (100 kbps), fast mode (400 kbps), and high-speed mode (up to 3.4 Mbps
in write mode). The interface adds flexibility to the power supply solution, enabling most functions to be
programmed to new values depending on the instantaneous application requirements. Register contents remain
intact as long as supply voltage remains above 2.2 V (typical).
The data transfer protocol for standard and fast modes is exactly the same, therefore, they are referred to as
F/S-mode in this document. The protocol for high-speed mode is different from the F/S-mode, and it is referred to
as HS-mode. The TPS6235x device supports 7-bit addressing; 10-bit addressing and general call address are
not supported.
The TPS6235x device has a 7-bit address with the 2 LSB bits factory programmable allowing up to four dc/dc
converters to be connected to the same bus. The 5 MSBs are 10010.
F/S-Mode Protocol
The master initiates data transfer by generating a start condition. The start condition is when a high-to-low
transition occurs on the SDA line while SCL is high, see Figure 45. All I2C-compatible devices should recognize a
start condition.
The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit R/W
on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires
the SDA line to be stable during the entire high period of the clock pulse, see Figure 46. All devices recognize
the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a
matching address generates an acknowledge, see Figure 47, by pulling the SDA line low during the entire high
period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that the communication link
with a slave has been established.
The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the
slave (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by the transmitter. An
acknowledge signal can either be generated by the master or by the slave, depending on which one is the
receiver. 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as
necessary.
To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to
high while the SCL line is high, see Figure 45. This releases the bus and stops the communication link with the
addressed slave. All I2C compatible devices must recognize the stop condition. Upon the receipt of a stop
condition, all devices know that the bus is released, and they wait for a start condition followed by a matching
address
Attempting to read data from register addresses not listed in this section results in FFh being read out.
H/S-Mode Protocol
When the bus is idle, both SDA and SCL lines are pulled high by the pull-up devices.
The master generates a start condition followed by a valid serial byte containing HS master code 00001XXX.
This transmission is made in F/S-mode at no more than 400 Kbps. No device is allowed to acknowledge the HS
master code, but all devices must recognize it and switch their internal setting to support 3.4-Mbps operation.
Copyright © 2006–2008, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
25
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
SLVS540E – MAY 2006 – REVISED APRIL 2008 .............................................................................................................................................................. www.ti.com
The master then generates a repeated start condition (a repeated start condition has the same timing as the start
condition). After this repeated start condition, the protocol is the same as F/S-mode, except that transmission
speeds up to 3.4 Mbps are allowed. A stop condition ends the HS-mode and switches all the internal settings of
the slave devices to support the F/S-mode. Instead of using a stop condition, repeated start conditions are used
to secure the bus in HS-mode.
Attempting to read data from register addresses not listed in this section results in FFh being read out.
DATA
CLK
S
P
Start
Condition
Stop
Condition
Figure 45. START and STOP Conditions
DATA
CLK
Data Line
Stable;
Data Valid
Change of Data Allowed
Figure 46. Bit Transfer on the Serial Interface
Data Output
by Transmitter
Not Acknowledge
Data Output
by Receiver
Acknowledge
SCL From
Master
1
2
8
S
9
Clock Pulse for
Acknowledgement
START
Condition
Figure 47. Acknowledge on the I2C Bus
26
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
Recognize START or
REPEATED START
Condition
Recognize STOP or
REPEATED START
Condition
Generate ACKNOWLEDGE
Signal
P
SDA
MSB
Acknowledgement
Signal From Slave
Sr
Address
R/W
SCL
1
S
or
Sr
2
7
8
9
ACK
1
2
3−8
9
ACK
Sr
or
P
Clock Line Held Low While
Interrupts are Serviced
START or
Repeated START
Condition
STOP or
Repeated START
Condition
Figure 48. Bus Protocol
TPS6235x I2C Update Sequence
The TPS6235x requires a start condition, a valid I2C address, a register address byte, and a data byte for a
single update. After the receipt of each byte, TPS6235x device acknowledges by pulling the SDA line low during
the high period of a single clock pulse. A valid I2C address selects the TPS6235x. TPS6235x performs an update
on the falling edge of the LSB byte.
When the TPS6235x is in hardware shutdown (EN pin tied to ground) the device can not be updated via the I2C
interface. Conversely, the I2C interface is fully functional during software shutdown (EN_DCDC bit=0).
1
7
1
1
8
1
8
1
1
S
Slave Address
R/W
A
Register Address
A
Data
A
P
“0” Write
From Master to TPS6235x
From TPS6235x to Master
A = Acknowledge
S = START condition
P = STOP condition
Figure 49. "Write" Data Transfer Format in F/S-Mode
Copyright © 2006–2008, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
27
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
SLVS540E – MAY 2006 – REVISED APRIL 2008 .............................................................................................................................................................. www.ti.com
1
7
1
1
8
1
1
7
1
1
8
1
1
S
Slave Address
R/W
A
Register Address
A
Sr
Slave Address
R/W
A
Data
A
P
“1” Read
“0” Write
A
S
Sr
P
From Master to TPS6235x
From TPS6235x to Master
= Acknowledge
= START condition
= REPEATED START condition
= STOP condition
Figure 50. "Read" Data Transfer Format in F/S-Mode
F/S Mode
S
HS Mode
A Sr SLAVE ADDRESS R/W
HS-MASTER CODE
A
”0” (write)
REGISTER ADDRESS
F/S Mode
A
DATA
Data Transferred
(n x Bytes + Acknowledge)
A/A
P
HS Mode Continues
Sr Slave Address
Figure 51. Data Transfer Format in H/S-Mode
Slave Address Byte
MSB
X
LSB
1
0
0
1
0
A1
A0
The slave address byte is the first byte received following the START condition from the master device. The first
five bits (MSBs) of the address are factory preset to 10010. The next two bits (A1, A0) of the address are device
option dependent. For example, TPS62350 is factory preset to 00 and TPS62351 is preset to 10. Up to 4
TPS62350 type of devices can be connected to the same I2C-Bus. See the ordering information table for more
details.
Register Address Byte
MSB
0
LSB
0
0
0
0
0
D1
D0
Following the successful acknowledgment of the slave address, the bus master sends a byte to the TPS6235x,
which contains the address of the register to be accessed. The TPS6235x contains four 8-bit registers accessible
via a bidirectional I2C-bus interface. All internal registers have read and write access.
Table 1. Register Description
Name
28
Description
VSEL0 (read / write)
00
VSEL1 (read / write)
01
CONTROL1 (read / write)
10
CONTROL2 (read / write)
11
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
Voltage Scaling Management
In order to reduce the power consumption of the processor core, the TPS6235x can scale its output voltage.
There are two different strategies: 1) by software or 2) by hardware. It can be selected by the HW_nSW bit (more
information of the control and value bit mentioned below is shown in the Register Description section).
Synchronized Scaling Hardware Strategy (HW_nSW = 1)
The application processor programs via I2C the output voltages associated with the two states of VSEL signal:
floor (VSEL0) and roof (VSEL1) values. The application processor also writes the DEFSLEW value in the
CONTROL2 register to control the output voltage ramp rate.
These two registers can be continuously updated via I2C to provide the appropriate output voltage according to
the VSEL input. The voltage changes with the selected ramp rate immediately after writing to the VSEL0 or
VSEL1 register.
In PFM mode, when the output voltage is programmed to a lower value by toggling VSEL signal from high to low,
PWROK is defined as low, while the output capacitor is discharged by the load until the converter starts pulsing
to maintain the voltage within regulation.
In multiple-step mode, PWROK is defined as low while the output voltage is ramping up or down. Under all other
operating conditions, PWROK is defined to be low when the output voltage is below -1.5% of the target value.
V(ROOF) NOM
V(FLOOR) NOM
Output Voltage Change Initiated
Comp Low Threshold: V(ROOF) NOM
PWROK
Figure 52. PWROK Operation (Transition to a Lower Voltage)
Table 2 shows the output voltage states depending on VSEL0, VSEL1 registers, and VSEL signal.
Table 2. Synchronized Scaling Hardware Strategy Overview (HW_nSW = 1)
VSEL PIN
VSEL0 REGISTER
VSEL1 REGISTER
Low
No action
No action
OUTPUT VOLTAGE
Floor
Low
Write new value
No action
Change to new value
No change stays at floor voltage
Low
No action
Write
High
No action
No action
Roof
High
Write new value
No action
No change stays at roof voltage
High
No action
Write new value
Change to new value
Direct Scaling Software Strategy (HW_nSW = 0)
The digital processor writes the output voltage needed directly to the register VSEL1 via I2C interface. The
application processor also writes the DEFSLEW value in the CONTROL2 register to control the output voltage
ramp rate.
The voltage changes with the selected ramp rate after setting the GO bit in CONTROL2 register. This bit is reset
when the output voltage has reached its target value. In this mode, the output voltage change is independent of
VSEL signal and VSEL0 register is not used.
In PFM mode, when the output voltage is programmed to a lower value, PWROK is defined as low while the
output capacitor is discharged by the load until the converter starts pulsing to maintain the voltage within
regulation.
Copyright © 2006–2008, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
29
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
SLVS540E – MAY 2006 – REVISED APRIL 2008 .............................................................................................................................................................. www.ti.com
In multiple-step mode, PWROK is defined as low while the output voltage is ramping up or down. Under all other
operating conditions, PWROK is defined to be low when the output voltage is below -1.5% of the target value.
Voltage Ramp Control
The TPS6235x offers a voltage ramp rate control that can operate in two different modes:
• Multiple-Step Mode
• Single-Step Mode
The mode is selected via DEFSLEW control bits in the CONTROL2 register.
Single-Step Voltage Scaling Mode (default), DEFSLEW[2:0] = [111]
In single-step mode, the TPS6235x ramps the output voltage with maximum slew-rate when transitioning
between the floor and the roof voltages (switch to a higher voltage).
When switching between the roof and the floor voltages (transition to a lower voltage), the ramp rate control is
dependent on the mode selection (see CONTROL1 register) associated with the target register (Forced PWM,
Fast, or Light PFM).
Table 3 shows the ramp rate control when transitioning to a lower voltage with DEFSLEW set to immediate
transition.
Table 3. Ramp Rate Control vs. Target Mode
Mode Associated with
Target Voltage
HW_nSW
Output Voltage Ramp Rate
Forced PWM
X
Immediate
Fast PFM
X
Time to ramp down depends on output capacitance and load current
Light PFM
X
Time to ramp down depends on output capacitance and load current
For instance, when the output is programmed to transition to a lower voltage with Light or Fast PFM operation
enabled, the TPS6235x ramps down the output voltage without controlling the ramp rate or having intermediate
micro-steps. The required time to ramp down the voltage depends on the capacitance present at the output of
the TPS6235x and on the load current. From an overall system perspective, this is the most efficient way to
perform dynamic voltage scaling.
Multiple-Step Voltage Scaling Mode, DEFSLEW[2:0] = [000] to [110]
In multiple-step mode the TPS6235x controls the output voltage ramp rate regardless of the HW_nSW bit and of
the mode of operation (e.g. Forced PWM, Fast PFM, or Light PFM). The voltage ramp control is done by
adjusting the time between the voltage micro-steps.
30
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
REGISTER DESCRIPTION
VSEL0 REGISTER (READ/WRITE)
MSB
7
LSB
6
5
4
3
2
1
0
Memory location: 00
Reset state: X1XX XXXX – See the Ordering
Information Table
VOLTAGE STEP MULTIPLIER, VSM0
6-bit unsigned binary linear coding.
Code effective from 0 to 63 decimal
LIGHTPFM OPTIMIZE
0 : LightPFM optimized for 2.2-mH inductor
1 : LightPFM optimized for 1-mH inductor (default)
This bit is internally mapped by VSEL1[6]. Writing a
value in VSEL0[6] automatically updates VSEL1[6].
EN_DCDC
This bit gates the external EN pin signal
0 : Device in shutdown regardless of EN signal
1 : Device enabled when EN pin tied high (default)
This bit is internally mapped by VSEL1[7]. Writing a
value in VSEL0[7] automatically updates VSEL1[7].
A.
TPS62350, 51, 52, 53, 54, 55: Output Voltage = Minimum Output Voltage + (Voltage Step Multiplier 0 x 12.5 mV)
B.
TPS62356: Output Voltage = Minimum Output Voltage + (Voltage Step Multiplier 0 x 25 mV)
VSEL1 REGISTER (READ/WRITE)
MSB
7
LSB
6
5
4
3
2
1
0
Memory location: 01
Reset state: X1XX XXXX – See the Ordering
Information Table
VOLTAGE STEP MULTIPLIER, VSM1
6-bit unsigned binary linear coding.
Code effective from 0 to 63 decimal
LIGHTPFM OPTIMIZE
0 : LightPFM optimized for 2.2-mH inductor
1 : LightPFM optimized for 1-mH inductor (default)
This bit is internally mapped by VSEL0[6]. Writing a
value in VSEL1[6] automatically updates VSEL0[6].
EN_DCDC
This bit gates the external EN pin signal
0 : Device in shutdown regardless of EN signal
1 : Device enabled when EN pin tied high (default)
This bit is internally mapped by VSEL0[7]. Writing a
value in VSEL1[7] automatically updates VSEL0[7].
A.
TPS62350, 51, 52, 53, 54, 55: Output Voltage = Minimum Output Voltage + (Voltage Step Multiplier 1 x 12.5 mV)
B.
TPS62356: Output Voltage = Minimum Output Voltage + (Voltage Step Multiplier 1 x 25 mV)
Copyright © 2006–2008, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
31
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
SLVS540E – MAY 2006 – REVISED APRIL 2008 .............................................................................................................................................................. www.ti.com
CONTROL1 REGISTER (READ/WRITE)
MSB
7
LSB
6
5
4
3
2
1
0
Memory location: 02
Reset state: 0001 0000
MODE0
This bit defines the mode of operation for VSEL low
0 : Light PFM with auto. transition to PWM (default)
1 : Fast PFM with auto. transition to PWM
MODE1
This bit defines the mode of operation for VSEL high
0 : Forced PWM (default)
1 : Fast PFM with auto. transition to PWM
MODE_CTRL
00 : Operation follows MODE0, MODE1 (default)
01 : Light PFM with auto. transition to PWM (VSEL independent)
10 : Forced PWM (VSEL independent)
11 : Fast PFM with auto. transition to PWM (VSEL independent)
HW_nSW
0 : Output voltage controlled by software to the value defined
in VSEL1.
1 : Output voltage controlled by VSEL pin (default)
EN_SYNC
0 : Disable synchronization to external clock signal (default)
1 : Enable synchronization to external clock signal
RESERVED (00)
32
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
CONTROL2 REGISTER (READ/WRITE)
MSB
7
LSB
6
5
4
3
2
1
0
Memory location: 03
Reset state: 0000 0111
DEFSLEW
DEFSLEW defines the output voltage ramp rate
000 : 0.15 mV/ms
001 : 0.3 mV/ms
010 : 0.6 mV/ms
011 : 1.2 mV/ms
100 : 2.4 mV/ms
101 : 4.8 mV/ms
110 : 9.6 mV/ms
111 : Immediate (default)
PLL_MULT
PLL_MULT defines the synchronization clock multiplier ratio
00 : x1 - f(SYNC) = 3 MHz ± 12% (default)
01 : x2 - f(SYNC) = 1.5 MHz ± 12%
10 : x3 - f(SYNC) = 1 MHz ± 12%
11 : x4 - f(SYNC) = 750 kHz ± 12%
PWROK (READ ONLY)
0 : Indicates that the output voltage is below its target regulation
voltage. This bit is zero if the converter is disabled.
1 : Indicates that the output voltage is within its nominal range
OUTPUT_DISCHARGE
0 : The dc/dc output capacitor is not actively discharged
when the converter is disabled (default).
1 : The dc/dc output capacitor is actively discharged when the
converter is disabled.
GO
This bit is only valid when HW_nSW = 0
0 : No change in the output voltage (default).
1 : The output voltage is changed with the ramp rate defined
in DEFSLEW.
Copyright © 2006–2008, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
33
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
SLVS540E – MAY 2006 – REVISED APRIL 2008 .............................................................................................................................................................. www.ti.com
APPLICATION INFORMATION
Output Filter Design (Inductor and Output Capacitor)
The TPS6235x step-down converter has an internal loop compensation. Therefore, the external L-C filter must
be selected to work with the internal compensation.
The device has been designed to operate with inductance values between a minimum of 0.7 µH and maximum of
6.2 µH. The internal compensation is optimized to operate with an output filter of L = 1 µH and CO = 10 µF. Such
an output filter has its corner frequency at:
1
1
ƒc +
+
+ 50.3 kHz
Ǹ
2p L C
2p 1 mH 10 mF
O
(1)
Ǹ
Selecting a larger output capacitor value (e.g., 22 µF) is less critical because the corner frequency moves to
lower frequencies with fewer stability problems. The possible output filter combinations are listed in Table 4.
Regardless of the inductance value, operation is recommended with 10-µF output capacitor in applications with
di
high-load transients dt (e.g., ≥ 1600 mA/µs).
ǒǓ
Table 4. Output Filter Combinations
INDUCTANCE (L)
OUTPUT CAPACITANCE (CO)
FOR STABLE LOOP OPERATION
OUTPUT CAPACITANCE (CO)
FOR OPTIMIZED TRANSIENT PERFORMANCE
1.0 µH
≥ 10 µF (ceramic capacitor)
≥ 10 µF (ceramic capacitor)
2.2 µH
≥ 4.7 µF (ceramic capacitor)
≥ 22 µF (ceramic capacitor)
The inductor value also has an impact on the pulse skipping operation. The transition into power-save mode
begins when the valley inductor current drops below a level set internally. Lower inductor values result in higher
ripple current which occurs at lower load currents. This results in a dip in efficiency at light load operations.
Inductor Selection
Even though the inductor does not influence the operating frequency, the inductor value has a direct effect on the
ripple current. The selected inductor has to be rated for its dc resistance and saturation current. The inductor
ripple current (ΔIL) decreases with higher inductance and increases with higher VI or VO.
V
V *V
DI
I
O
DI + O
DI
+I
) L
L
L(MAX)
O(MAX)
2
V
L ƒ sw
I
(2)
where:
fSW = switching frequency (3 MHz typical)
L = inductor value
ΔIL = peak-to-peak inductor ripple current
IL(MAX) = maximum inductor current
Normally, it is advisable to operate with a ripple of less than 30% of the average output current. Accepting larger
values of ripple current allows the use of low inductances, but results in higher output voltage ripple, greater core
losses, and lower output current capability.
The total losses of the coil consist of both the losses in the dc resistance (R(DC)) and the following
frequency-dependent components:
• The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
• Additional losses in the conductor from the skin effect (current displacement at high frequencies)
• Magnetic field losses of the neighboring windings (proximity effect)
• Radiation losses
The following inductor series from different suppliers have been used with the TPS62350 converters.
34
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
Table 5. List of Inductors
MANUFACTURER
SERIES
DIMENSIONS
FDK
MIPSA2520
2.5 × 2.0 × 1.2 = 6 mm3
TDK
VLF3010AT
2.8 × 2.6 × 1 = 7.28 mm3
LPS3010
3 × 3 × 1 = 9 mm3
LPS3015
3 × 3 × 1.5 = 13.5 mm3
Coilcraft
Output Capacitor Selection
The advanced fast-response voltage mode control scheme of the TPS6235x allows the use of tiny ceramic
capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are
recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors,
aside from their wide variation in capacitance overtemperature, become resistive at high frequencies.
At nominal load current, the device operates in PWM mode and the overall output voltage ripple is the sum of the
voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the
output capacitor:
DV
V
+ O
O
V
I
V *V
I
O
L ƒ sw
ǒ
8
1
C
O
ƒsw
Ǔ
) ESR
, maximum for high V
I
(3)
At light loads, the device operates in power-save mode and the output voltage ripple is independent of the output
capacitor value. The output voltage ripple is set by the internal comparator thresholds and propagation delays.
The typical output voltage ripple is 2% of the nominal output voltage VO.
Input Capacitor Selection
Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is
required to prevent large voltage transients that can cause misbehavior of the device or interferences with other
circuits in the system. For most applications, a 10-µF capacitor is sufficient.
Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the
power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce
ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even
damage the part.
Checking Loop Stability
The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signals:
• Switching node, SW
• Inductor current, IL
• Output ripple voltage, VO(AC)
These are the basic signals that need to be measured when evaluating a switching converter. When the
switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the
regulation loop may be unstable. This is often a result of board layout and/or L-C combination.
As a next step in the evaluation of the regulation loop, the load transient response is tested. The output capacitor
must supply all of the load current during the time between the application of the load transient and the turn on of
the P-channel MOSFET. VO immediately shifts by an amount equal to ΔI(LOAD) × ESR, where ESR is the
effective series resistance of CO. ΔI(LOAD) begins to charge or discharge CO generating a feedback error signal
used by the regulator to return VO to its steady-state value.
During this recovery time, VO is monitored for settling time, overshoot, or ringing that helps judge the converter
stability. Without any ringing, the loop has usually more than 45° of phase margin.
Because the damping factor of the circuitry is directly related to several resistive parameters (e.g., MOSFET
rDS(on)) that are temperature dependant, the loop stability analysis must be performed over the input voltage
range, load current range, and temperature range.
Copyright © 2006–2008, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
35
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
SLVS540E – MAY 2006 – REVISED APRIL 2008 .............................................................................................................................................................. www.ti.com
Layout Considerations
As for all switching power supplies, the layout is an important step in the design. High-speed operation of the
TPS6235x device demands careful attention to PCB layout. Care must be taken in board layout to get the
specified performance. If the layout is not carefully done, the regulator could show poor line and/or load
regulation, stability issues as well as EMI problems. It is critical to provide a low inductance, impedance ground
path. Therefore, use wide and short traces for the main current paths as indicated in bold on Figure 53.
The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output
capacitor. Use a common ground node for power ground and a different one for control ground (AGND) to
minimize the effects of ground noise. Connect these ground nodes together (star point) underneath the IC and
make sure that small signal components returning to the AGND pin do not share the high current path of C1 and
C2.
The output voltage sense line (FB) should be connected right to the output capacitor and routed away from noisy
components and traces (e.g., SW line). Its trace should be minimized and shielded by a guard-ring connected to
the reference ground.
TPS6235x
VI
C1
AVIN
SW
PVIN
FB
L1
VO
C2
SYNC
EN
VSEL
SDA
SCL
AGND
PGND
Figure 53. Layout Diagram
Thermal Information
Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires
special attention to power dissipation. Many system-dependant issues such as thermal coupling, airflow, added
heat sinks, and convection surfaces, and the presence of other heat-generating components, affect the
power-dissipation limits of a given component.
Three basic approaches for enhancing thermal performance are listed below:
• Improving the power dissipation capability of the PCB design
• Improving the thermal coupling of the component to the PCB
• Introducing airflow in the system
The maximum recommended junction temperature (TJ) of the TPS6235x device is 125°C. The thermal resistance
of the 12-pin CSP package (YZG) is RθJA = 89°C/W. Specified regulator operation is assured to a maximum
ambient temperature TA of 85°C. Therefore, the maximum power dissipation is about 450 mW. More power can
be dissipated if the maximum ambient temperature of the application is lower or if the PowerPAD™ package
(DRC) is used.
TJMAX - TA
125oC - 85oC
= 450 mW
=
PDMAX =
RqJA
89oC/W
(4)
36
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
TPS62350, TPS62351
TPS62352, TPS62353
TPS62354, TPS62355, TPS62356
www.ti.com .............................................................................................................................................................. SLVS540E – MAY 2006 – REVISED APRIL 2008
PACKAGE SUMMARY
CHIP SCALE PACKAGE
(BOTTOM VIEW)
A3
A2
A1
B3
B2
B1
C3
C2
C1
D3
D2
D1
CHIP SCALE PACKAGE
(TOP VIEW)
YMLLLLS
TPS6235x
D
A1
E
Code:
•
Y — 2 digit date code
•
LLLL - lot trace code
•
S - assembly site code
PACKAGE DIMENSIONS
The dimensions for the YZG package are provided in the mechanical data package drawing at the end of this
data sheet.
Copyright © 2006–2008, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TPS62350, TPS62351 TPS62352, TPS62353 TPS62354, TPS62355, TPS62356
37
PACKAGE OPTION ADDENDUM
www.ti.com
14-Oct-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
TPS62350YZGR
ACTIVE
DSBGA
YZG
12
3000
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
TPS62350
Samples
TPS62350YZGT
ACTIVE
DSBGA
YZG
12
250
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
TPS62350
Samples
TPS62351DRCR
ACTIVE
VSON
DRC
10
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
BNT
Samples
TPS62352YZGR
ACTIVE
DSBGA
YZG
12
3000
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
TPS62352
Samples
TPS62353YZGR
ACTIVE
DSBGA
YZG
12
3000
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
TPS62353
Samples
TPS62353YZGT
ACTIVE
DSBGA
YZG
12
250
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
TPS62353
Samples
TPS62354YZGR
ACTIVE
DSBGA
YZG
12
3000
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
TPS62354
Samples
TPS62355DRCR
ACTIVE
VSON
DRC
10
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
CCP
Samples
TPS62356YZGR
ACTIVE
DSBGA
YZG
12
3000
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
TPS62356
Samples
TPS62356YZGT
ACTIVE
DSBGA
YZG
12
250
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
TPS62356
Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
