Product
Folder
Sample &
Buy
Support &
Community
Tools &
Software
Technical
Documents
TPS79718, TPS797285, TPS79730, TPS79733
SLVS332J – MARCH 2001 – REVISED DECEMBER 2016
TPS797xx Ultra-Low IQ, 50-mA Low-Dropout Linear Regulators
With Power Good Output in SC70 Package
1 Features
3 Description
•
•
•
•
•
•
The TPS797xx family of low-dropout voltage
regulators (LDOs) offers the benefits of low-dropout
voltage and ultra-low-power operation. The device is
stable with any capacitor greater than 0.47-µF.
Therefore, implementations of this device require very
little board space due to the miniaturized packaging
and potentially small output capacitor. In addition, the
family includes an integrated open drain active-high
power good (PG) output. Intended for use in
microcontroller-based, battery-powered applications,
the TPS797xx family low dropout and ultra-low-power
operation result in a significant increase in system
battery operating life. The small packaging minimizes
consumption of board space.
1
•
•
50-mA Low-Dropout Regulator
Ultra-Low 1.2-µA Quiescent Current at 10 mA
5-Pin SC70 (DCK) Package
Integrated Power Good Output
Stable With Any Capacitor Greater Than 0.47 µF
Typical Dropout Voltage of 105 mV at 10 mA
(TPS79733)
Over-Current Limitation
Operating Junction Temperature Range of –40°C
to 85°C
2 Applications
•
The device is enabled when the applied voltage
exceeds the minimum input voltage. The usual PNP
pass transistor has been replaced by a PMOS pass
element. Because the PMOS pass element behaves
as a low-value resistor, the dropout voltage is very
low (typically, 105 mV at 10-mA of load current), and
is directly proportional to the load current. The
quiescent current is ultra-low (1.2-µA, typically) and is
stable over the entire range of output load current
(0 mA to 50 mA). When properly configured with a
pullup resistor, the PG output can implement a
power-on reset or low-battery indicator.
Battery-Powered Microcontrollers and
Microprocessors
Device Information(1)
PART NUMBER
TPS797xx
PACKAGE
SC70 (5)
BODY SIZE (NOM)
2.00 mm × 1.25 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Ground Current vs Free-Air Temperature
2.00
PG 1
GND
2
NC
3
5 OUT
4 IN
1.75
Ground Current (mA)
DCK PACKAGE
(Top View)
VI = 4.3V
VO = 3.3V
CO = 1mF
IO = 10mA
1.50
1.25
1.00
0.75
0.50
-40
-15
10
35
60
85
Free-Air Temperature (°C)
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPS79718, TPS797285, TPS79730, TPS79733
SLVS332J – MARCH 2001 – REVISED DECEMBER 2016
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
4
4
6.1
6.2
6.3
6.4
6.5
6.6
4
4
5
5
5
7
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
Detailed Description .............................................. 9
7.1
7.2
7.3
7.4
Overview ...................................................................
Functional Block Diagram .........................................
Feature Description...................................................
Device Functional Modes..........................................
9
9
9
9
8
Application and Implementation ........................ 10
8.1 Application Information............................................ 10
8.2 Typical Application ................................................. 10
9 Power-Supply Recommendations...................... 12
10 Layout................................................................... 12
10.1 Layout Guidelines ................................................. 12
10.2 Layout Example .................................................... 12
10.3 Power Dissipation and Junction Temperature ...... 12
11 Device and Documentation Support ................. 13
11.1
11.2
11.3
11.4
11.5
11.6
Related Links ........................................................
Receiving Notification of Documentation Updates
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
13
13
13
13
13
13
12 Mechanical, Packaging, and Orderable
Information ........................................................... 13
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision I (October 2013) to Revision J
Page
•
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section .................................................................................................. 1
•
Deleted Dissipation Ratings table; see Thermal Information table......................................................................................... 4
•
Added Thermal Information table ........................................................................................................................................... 5
•
Changed Load Regulation parameter unit From: mV To: %/A............................................................................................... 5
•
Changed Output Spectral Noise Density vs Frequency graph Y-axis unit From: nV/√Hz To: µV/√Hz .................................. 7
•
Changed IOUTx values From: ICL To: ISC ............................................................................................................................... 9
Changes from Revision H (April 2012) to Revision I
•
Page
Changed Dropout Voltage vs Junction Temperature graph Y-axis unit From: V To: mV (typo) ............................................ 8
Changes from Revision G (November 2009) to Revision H
•
Page
Deleted sentence regarding thermal protection.................................................................................................................... 12
Changes from Revision F (May 2009) to Revision G
Page
•
Changed document title.......................................................................................................................................................... 1
•
Deleted references to SOT323 package throughout document ............................................................................................. 1
•
Changed Test Conditions for Electrical Characteristics table ................................................................................................ 5
•
Changed output voltage accuracy test conditions from 10 µA < IOUT < 10 mA to 1 mA < IOUT < 10 mA ............................... 5
•
Deleted line regulation maximum specification ...................................................................................................................... 5
•
Changed PG trip threshold voltage test conditions from VOUT decreasing to VOUT increasing; deleted minimum and
maximum specifications.......................................................................................................................................................... 5
•
Revised PG low output low voltage test conditions................................................................................................................ 5
2
Submit Documentation Feedback
Copyright © 2001–2016, Texas Instruments Incorporated
Product Folder Links: TPS79718 TPS797285 TPS79730 TPS79733
TPS79718, TPS797285, TPS79730, TPS79733
www.ti.com
•
SLVS332J – MARCH 2001 – REVISED DECEMBER 2016
Updated PG leakage current test conditions.......................................................................................................................... 5
Copyright © 2001–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS79718 TPS797285 TPS79730 TPS79733
3
TPS79718, TPS797285, TPS79730, TPS79733
SLVS332J – MARCH 2001 – REVISED DECEMBER 2016
www.ti.com
5 Pin Configuration and Functions
DCK Package
5-Pin SC70
Top View
PG 1
GND
2
NC
3
5 OUT
4 IN
Pin Functions
PIN
NO.
NAME
I/O
DESCRIPTION
1
PG
O
The PG pin for the fixed voltage option devices is an open drain, active-high output that
indicates the status of VO (output of the LDO). When VO exceeds approximately 90% of the
regulated voltage, PG goes to a high-impedance state. PG goes to a low-impedance state
when VO falls below approximately 90% (that is, overload condition) of the regulated voltage.
The open drain output of the PG pin requires a pullup resistor.
2
GND
—
Ground
3
NC
—
No connection
4
IN
I
The IN pin is the power-supply input to the device.
5
OUT
O
The OUT pin provides the regulated output voltage of the device.
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)
Input voltage (2)
Voltage
Peak output current
Temperature
(2)
MIN
MAX
UNIT
–0.3
6
V
4.9
V
Maximum dc output voltage
Current
(1)
(1)
Internally limited
A
Operating virtual junction temperature, TJ
–40
85
°C
Storage temperature, Tstg
–65
150
°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltage values are with respect to network ground pin.
6.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
4
Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
±2000
Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)
±500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
Submit Documentation Feedback
Copyright © 2001–2016, Texas Instruments Incorporated
Product Folder Links: TPS79718 TPS797285 TPS79730 TPS79733
TPS79718, TPS797285, TPS79730, TPS79733
www.ti.com
SLVS332J – MARCH 2001 – REVISED DECEMBER 2016
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
NOM
MAX
UNIT
VI
Input voltage
1.8
5.5
VO
Output voltage
1.8
3.3
V
V
IO
Output current
0
50
mA
CI
Input capacitor
0
0.1
CO
Output capacitor
0.47
1
TJ
Junction temperature
–40
µF
µF
85
°C
6.4 Thermal Information
TPS797xx
THERMAL METRIC (1)
DCK (SC70)
UNIT
5 PINS
RθJA
Junction-to-ambient thermal resistance
230.9
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
98.3
°C/W
RθJB
Junction-to-board thermal resistance
70.7
°C/W
ψJT
Junction-to-top characterization parameter
3.9
°C/W
ψJB
Junction-to-board characterization parameter
70.1
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
—
°C/W
(1)
For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics (SPRA953).
6.5 Electrical Characteristics
over operating temperature range TJ = –40°C to 85°C, typical values are at TA = 25°C, VI = VO (typ) + 0.5 V or 2 V (whichever is
greater); IO = 0.5 mA, VSET, VEN = VI, and CO = 1 µF (unless otherwise noted)
PARAMETER
TEST CONDITIONS
IO = 3 mA
VI
Input voltage (1)
IO
Continuous output current (2)
MIN
VO + 1 V ≤ VI ≤ 5.5 V
1 mA < IO < 10 mA
MAX
5.5
2
5.5
0
50
–4%
4%
IO = 10 mA
(3)
TYP
1.8
VO
Output voltage accuracy
ΔVO(ΔVI)
Line regulation (3)
VO + 1 V ≤ VI ≤ 5.5 V
ΔVO(ΔIO)
Load regulation
1 µA < IO < 10 mA
5%
110
200
UNIT
V
mA
0.15%
V
A
V(DO)
Dropout voltage , IO = 10 mA
VI = VO(NOM) – 0.1 V
TPS79730
TPS79733
105
200
ISC
Output current limit
VO = 0 V
190
300
mA
I(GND)
Ground pin current (3)
IO = 10 mA
1.2
2
µA
PSRR
Power-supply rejection ratio
(ripple rejection)
f = 100 Hz, CO = 10 µF,
IO = 10 mA
50
dB
Vn
Output noise voltage (TPS79718)
BW = 200 kHz to 100 kHz,
CO = 10 µF, IO = 10 mA
600
µVRMS
VImin(PG)
Minimum input voltage for valid PG
V(PG) ≥ 0.8 V, IPG = 100 µA
VIT
PG trip threshold voltage
VOUT increasing
90%
VOL(PG)
PG output low voltage
VI = 1.4 V, IPG = 30 µA, IO = 1 mA
0.14
PG leakage current
V(PG) = 5 V, VI = VO + 1 V,
IO = 1 mA
(4)
Ilkg(PG)
(1)
(2)
(3)
(4)
mV
1.2
V
VOUT
0.225
0.1
V
nA
Minimum VI = VO + V(DO) or the minimum value specified here, whichever is greater.
Continuous output current is limited by internal protection circuitry, but it is not recommended that the device operate above this
maximum for extended periods of time.
Minimum VI is specified in (1).
V(DO) is not measured for the TPS79718 because minimum VI > 1.7 V.
Copyright © 2001–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS79718 TPS797285 TPS79730 TPS79733
5
TPS79718, TPS797285, TPS79730, TPS79733
SLVS332J – MARCH 2001 – REVISED DECEMBER 2016
www.ti.com
VIN
VMIN
(1)
t
VOUT
Threshold
Voltage
(2)
VIT+
(2)
VIT-
t
PG
Output
t
NOTES: (1) VMIN = VOUT + VDO.
(2) The PG trip voltage is typically 10% lower than the output voltage (90% VO). VIT+ to VIT- is the hysteresis voltage.
Figure 1. TPS797xx PG Timing Diagram
6
Submit Documentation Feedback
Copyright © 2001–2016, Texas Instruments Incorporated
Product Folder Links: TPS79718 TPS797285 TPS79730 TPS79733
TPS79718, TPS797285, TPS79730, TPS79733
www.ti.com
SLVS332J – MARCH 2001 – REVISED DECEMBER 2016
6.6 Typical Characteristics
over operating temperature range TJ = –40°C to 85°C, typical values are at TA = 25°C, VI = VO (typical) + 0.5 V or 2 V
(whichever is greater); IO = 0.5 mA, VEN = VI, and CO = 1 µF (unless otherwise noted).
3.465
1.890
VIN = 4.3V
COUT = 1mF
TA = +25°C
VOUT = 3.3V
Output Voltage (V)
3.399
3.366
VIN = 2.8V
COUT = 1mF
TJ = +25°C
VOUT = 1.8V
1.872
1.854
Output Voltage (V)
3.432
3.333
3.300
3.267
3.234
1.836
1.818
1.800
1.782
1.764
3.201
1.746
3.168
1.728
1.710
3.135
0
10
20
30
40
50
0
10
20
Output Current (mA)
Figure 2. Output Voltage vs Output Current
VIN = 4.3V
COUT = 1mF
VOUT = 3.3V
IO = 1mA
VIN = 2.8V
COUT = 1mF
VOUT = 3.3V
1.805
IO = 10mA
3.295
3.290
3.285
1.800
IO = 1mA
1.795
IO = 25mA
1.790
1.785
1.780
IO = 50mA
IO = 50mA
1.775
3.275
-40
-15
10
35
60
85
-40
1.30
1.20
IOUT = 25mA
1.00
IOUT = 10mA
0.90
0.80
-40
-15
10
35
60
85
Free-Air Temperature (°C)
Figure 6. Ground Current vs Junction Temperature
Copyright © 2001–2016, Texas Instruments Incorporated
60
85
Figure 5. Output Voltage vs Junction Temperature
Output Spectral Noise Density (μV/ÖHz)
IOUT = 50mA
1.10
35
Junction Temperature (°C)
Figure 4. Output Voltage vs Junction Temperature
VIN = 4.3V
VOUT = 3.3V
COUT = 1mF
10
-15
Junction Temperature (°C)
Ground Current (mA)
IO = 10mA
IO = 25mA
3.280
1.40
50
Figure 3. Output Voltage vs Output Current
Output Voltage (V)
Output Voltage (V)
3.300
1.50
40
1.810
3.305
1.60
30
Output Current (mA)
10
8
VIN = 2.8 V
VOUT = 1.8 V
COUT = 1 mF
IOUT = 10 mA
6
IOUT = 1 mA
4
2
0
100
1k
10k
100k
Frequency (Hz)
Figure 7. Output Spectral Noise Density vs Frequency
Submit Documentation Feedback
Product Folder Links: TPS79718 TPS797285 TPS79730 TPS79733
7
TPS79718, TPS797285, TPS79730, TPS79733
SLVS332J – MARCH 2001 – REVISED DECEMBER 2016
www.ti.com
Typical Characteristics (continued)
over operating temperature range TJ = –40°C to 85°C, typical values are at TA = 25°C, VI = VO (typical) + 0.5 V or 2 V
(whichever is greater); IO = 0.5 mA, VEN = VI, and CO = 1 µF (unless otherwise noted).
700
40
30
600
Dropout Voltage (mV)
Output Impednace (W)
35
VIN = 4.3V
VOUT = 3.3V
COUT = 1mF
TJ = +25°C
25
IOUT = 1mA
20
15
IOUT = 10mA
10
VIN = 3.2V
COUT = 1mF
500
IOUT = 50mA
400
IOUT = 25mA
300
IOUT = 10mA
200
100
5
0
0
10
100
1k
10k
100k
1M
10M
-40
-25
20
35
50
65
80
Junction Temperature (°C)
Figure 9. Dropout Voltage vs Junction Temperature
Figure 8. Output Impedance vs Frequency
Change in
Current Load (mA) Output Voltage (mV)
5
-10
Frequency (Hz)
100
50
0
-100
VIN = 2.8V
VOUT = 1.8V
COUT = 4.7mF
-100
10
5
1mA
0
0
200 400 600 800
1k
12
14
16
18
2k
Time (ms)
Figure 10. TPS79718 Load Transient Response
8
Submit Documentation Feedback
Copyright © 2001–2016, Texas Instruments Incorporated
Product Folder Links: TPS79718 TPS797285 TPS79730 TPS79733
TPS79718, TPS797285, TPS79730, TPS79733
www.ti.com
SLVS332J – MARCH 2001 – REVISED DECEMBER 2016
7 Detailed Description
7.1 Overview
The TPS797xx devices offer a low-dropout voltage, ultra-low-power operation, and are stable with any capacitor
greater than 0.47 µF, and contains an integrated open-drain power good (PG) output.
7.2 Functional Block Diagram
VIN
VOUT
Current
Sense
R1
ILIM
GND
R2
VREF = 1.235V
VIN
Bandgap
Reference
PG
Copyright © 2016, Texas Instruments Incorporated
7.3 Feature Description
7.3.1 Regulator Protection
The TPS797xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input
voltage drops below the output voltage (for example, during power down). Current is conducted from the output
to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting
might be appropriate.
The TPS797xx features internal current limiting. During normal operation, the TPS797xx limits output current to
approximately 190 mA. When current limiting engages, the output voltage scales back linearly until the
overcurrent condition ends. Take care not to exceed the power dissipation ratings of the package.
7.4 Device Functional Modes
Table 1 provides a quick comparison between the normal, dropout, and disabled modes of operation.
Table 1. Device Modes Comparison
OPERATING MODE
(1)
PARAMETER
VI
IOUTx
Normal (1)
VI > VO + V(DO)
IOUTx < ISC
Dropout (1)
VI < VO + V(DO)
IOUTx < ISC
All table conditions must be met.
Copyright © 2001–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS79718 TPS797285 TPS79730 TPS79733
9
TPS79718, TPS797285, TPS79730, TPS79733
SLVS332J – MARCH 2001 – REVISED DECEMBER 2016
www.ti.com
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The TPS797xx family of low-dropout (LDO) regulators are optimized for micropower applications. The family
features extremely low dropout voltages and ultra-low quiescent current (typically 1.2-µA ).
8.2 Typical Application
8.2.1 Powering Microcontrollers
This device is suited to provide a regulated input voltage and power good (PG) supervisory signal to low-power
devices such as mixed-signal microcontrollers. The quiescent (or ground) current of the TPS797xx family is
typically 1.2 µA, even at full load; therefore, the reduction in battery life by including the TPS797xx in the system
is negligible.
Figure 11 shows an application where the TPS79718 powers TI’s MSP430 mixed signal microcontroller.
Minimal board space is required to accommodate the DCK (SC70) packaged TPS79718, the 0.1-µF output
capacitor, the 0.47-µF input capacitor, and the pullup resistor on the PG pin.
VIN
VOUT
VCC
3.3 V
0.47 mF
MSP430
or Equivalent
TPS79718
+
0.1 mF
-
PG
RESET
VSS
GND
Copyright © 2016, Texas Instruments Incorporated
Figure 11. MSP430 Microcontroller Powered by the TPS79718 Regulator Diagram
8.2.1.1 Design Requirements
Table 2 lists the design parameters for this example.
Table 2. Design Parameters
10
PARAMETER
VALUE
Input voltage range
3.5 V to 5.5 V
Output voltage
3.3 V
Output current rating
50 mA
Minimum output capacitor
0.47 µF
Submit Documentation Feedback
Copyright © 2001–2016, Texas Instruments Incorporated
Product Folder Links: TPS79718 TPS797285 TPS79730 TPS79733
TPS79718, TPS797285, TPS79730, TPS79733
www.ti.com
SLVS332J – MARCH 2001 – REVISED DECEMBER 2016
8.2.1.2 Detailed Design Procedure
8.2.1.2.1 External Capacitor Requirements
Although not required, an input bypass capacitor with a value of 0.1-µF or larger (connected between IN and
GND and placed close to the TPS797xx) is recommended, especially when a highly resistive power supply is
powering the LDO in addition to other devices. Like all low-dropout regulators, the TPS797xx requires an output
capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended
capacitance is 0.47-µF. Any 0.47-µF capacitor is suitable, and capacitor values larger than 0.47-µF are
acceptable.
8.2.1.3 Application Curves
over operating temperature range TJ = –40°C to 85°C, typical values are at TA = 25°C, VI = VO (typical) + 0.5 V
or 2 V (whichever is greater); IO = 0.5 mA, VEN = VI, and CO = 1 µF (unless otherwise noted)
VOUT = 3.3V
RLOAD = 330W
5
VIN
4
3
VOUT
2
1
0
0
10
20
30
40
50
60
70
80
90
IOUT = 10mA
COUT = 4.7mF
VOUT = 3.3V
5.3
4.3
dv
0.14V
=
dt
ms
200
100
0
-100
-200
0
100
100 200 300 400 500
Figure 13. TPS79718 Line Transient Response
VIN = 4.3V
COUT = 4.7mF
VOUT = 3.3V
IOUT = 10mA
COUT = 4.7mF
VOUT = 3.3V
100
50
0
4.3
dv
0.14V
=
dt
ms
Output Current (mA)
Output Voltage (mV) Input Voltage (V)
Figure 12. Power Up and Power Down
200
100
0
-100
-200
0
100 200 300 400 500
1k
Time (ms)
Time (ms)
5.3
600 700 800 900
600 700 800 900
Time (ms)
Figure 14. TPS79733 Line Transient Response
Copyright © 2001–2016, Texas Instruments Incorporated
1k
-50
10
-100
Change In
Output Voltage (mV)
6
Output Voltage (V)
Input Voltage (V)
Output Voltage (mV) Input Voltage (V)
7
5
1mA
0
0
200 400 600 800
1k
12
14
16
18
2k
Time (ms)
Figure 15. TPS79733 Load Transient Response
Submit Documentation Feedback
Product Folder Links: TPS79718 TPS797285 TPS79730 TPS79733
11
TPS79718, TPS797285, TPS79730, TPS79733
SLVS332J – MARCH 2001 – REVISED DECEMBER 2016
www.ti.com
9 Power-Supply Recommendations
The TPS797xx is designed to operate from an input voltage range between 1.8 V and 5.5 V. The input voltage
range must provide adequate headroom for the device to have a regulated output. This input supply must be well
regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise
performance.
10 Layout
10.1 Layout Guidelines
General guidelines for linear regulator designs are to place all circuit components on the same side of the circuit
board and as near as practical to the respective LDO pin connections. Place ground return connections to the
input and output capacitor, and to the LDO ground pin as close to each other as possible, connected by a wide,
component-side, copper surface. The use of vias and long traces to create LDO circuit connections is strongly
discouraged and negatively affects system performance.
10.2 Layout Example
Figure 16. Layout Example
10.3 Power Dissipation and Junction Temperature
Specified regulator operation is ensured for a junction temperature of up to 85°C; restrict the maximum junction
temperature to 85°C under normal operating conditions. This restriction limits the power dissipation the regulator
can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the
maximum allowable dissipation (PD(MAX)) and the actual dissipation (PD), which must be less than or equal to
PD(MAX).
The maximum-power-dissipation limit is determined using Equation 1.
T max - TA
PD(max) = J
RqJA
where
•
•
•
TJ(max) is the maximum allowable junction temperature
RθJA is the thermal resistance junction-to-ambient for the package (see Thermal Information)
TA is the ambient temperature
The regulator dissipation is calculated using Equation 2.
PD = (VI - VO) x IO
(1)
(2)
Power dissipation resulting from quiescent current is negligible.
12
Submit Documentation Feedback
Copyright © 2001–2016, Texas Instruments Incorporated
Product Folder Links: TPS79718 TPS797285 TPS79730 TPS79733
TPS79718, TPS797285, TPS79730, TPS79733
www.ti.com
SLVS332J – MARCH 2001 – REVISED DECEMBER 2016
11 Device and Documentation Support
11.1 Related Links
Table 3 lists quick access links. Categories include technical documents, support and community resources,
tools and software, and quick access to sample or buy.
Table 3. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
TPS79718
Click here
Click here
Click here
Click here
Click here
TPS797285
Click here
Click here
Click here
Click here
Click here
TPS79730
Click here
Click here
Click here
Click here
Click here
TPS79733
Click here
Click here
Click here
Click here
Click here
11.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
11.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.4 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
11.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 2001–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS79718 TPS797285 TPS79730 TPS79733
13
PACKAGE OPTION ADDENDUM
www.ti.com
14-Oct-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
TPS79718DCKR
ACTIVE
SC70
DCK
5
3000
RoHS & Green NIPDAU | NIPDAUAG
Level-1-260C-UNLIM
-40 to 85
ATD
Samples
TPS79718DCKT
ACTIVE
SC70
DCK
5
250
RoHS & Green NIPDAU | NIPDAUAG
Level-1-260C-UNLIM
-40 to 85
ATD
Samples
TPS79718DCKTG4
ACTIVE
SC70
DCK
5
250
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 85
ATD
Samples
TPS797285DCKR
ACTIVE
SC70
DCK
5
3000
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 85
OEB
Samples
TPS797285DCKT
ACTIVE
SC70
DCK
5
250
RoHS & Green
NIPDAUAG
Level-1-260C-UNLIM
-40 to 85
OEB
Samples
TPS79730DCKR
ACTIVE
SC70
DCK
5
3000
RoHS & Green NIPDAU | NIPDAUAG
Level-1-260C-UNLIM
-40 to 85
ATE
Samples
TPS79730DCKRG4
ACTIVE
SC70
DCK
5
3000
RoHS & Green
Level-1-260C-UNLIM
-40 to 85
ATE
Samples
TPS79730DCKT
ACTIVE
SC70
DCK
5
250
RoHS & Green NIPDAU | NIPDAUAG
Level-1-260C-UNLIM
-40 to 85
ATE
Samples
TPS79733DCKR
ACTIVE
SC70
DCK
5
3000
RoHS & Green NIPDAU | NIPDAUAG
Level-1-260C-UNLIM
-40 to 85
ATF
Samples
TPS79733DCKT
ACTIVE
SC70
DCK
5
250
RoHS & Green NIPDAU | NIPDAUAG
Level-1-260C-UNLIM
-40 to 85
ATF
Samples
TPS79733DCKTG4
ACTIVE
SC70
DCK
5
250
RoHS & Green
Level-1-260C-UNLIM
-40 to 85
ATF
Samples
NIPDAUAG
NIPDAUAG
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
