CY2309CSXC-1H

CY2305C CY2309C 3.3 V Zero Delay Clock Buffer Features ■ ■ ■ ■ ■ ■ ■ ■ 10 MHz to 100–133 MHz operating range Zero input and output propagation delay Multiple low skew outputs One input drives five outputs (CY2305C) One input drives nine outputs, grouped as 4 + 4 + 1 (CY2309C) 50 ps typical cycle-to-cycle jitter (15 pF, 66 MHz) Test mode to bypass phase locked loop (PLL) (CY2309C) only, see Select Input Decoding for CY2309C on page 5 Available in space saving 16-pin 150 Mil small outline integrated circuit (SOIC) or 4.4 mm thin shrunk small outline package (TSSOP) packages (CY2309C), and 8-pin, 150 Mil SOIC package (CY2305C) 3.3 V operation Commercial, industrial and automotive-A flows available 100–133 MHz frequencies and have higher drive than the -1 devices. All parts have on-chip phase locked loops (PLLs) which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. The CY2309C has two banks of four outputs each that are controlled by the select inputs as shown in the Select Input Decoding for CY2309C on page 5. If all output clocks are not required, Bank B is three-stated. The input clock is directly applied to the outputs by the select inputs for chip and system testing purposes. The CY2305C and CY2309C PLLs enter a power down mode when there are no rising edges on the REF input. In this state, the outputs are three-stated and the PLL is turned off. This results in less than 12.0 A of current draw for commercial temperature devices and 25.0 A for industrial and automotive-A temperature parts. The CY2309C PLL shuts down in one additional case as shown in the Select Input Decoding for CY2309C on page 5. In the special case when S2:S1 is 1:0, the PLL is bypassed and REF is output from DC to the maximum allowable frequency. The part behaves as a non-zero delay buffer in this mode and the outputs are not three-stated. The CY2305C or CY2309C is available in two or three different configurations as shown in the Ordering Information on page 11. The CY2305C-1 or CY2309C-1 is the base part. The CY2305-1H or CY2309-1H is the high drive version of the -1. Its rise and fall times are much faster than the -1. ■ ■ Functional Description The CY2305C and CY2309C are die replacement parts for CY2305 and CY2309. The CY2309C is a low-cost 3.3 V zero delay buffer designed to distribute high speed clocks and is available in a 16-pin SOIC or TSSOP package. The CY2305C is an 8-pin version of the CY2309C. It accepts one reference input and drives out five low skew clocks. The -1H versions of each device operate up to Logic Block Diagram for CY2305C REF PLL CLKOUT CLK1 CLK2 CLK3 CLK4 Cypress Semiconductor Corporation Document Number: 38-07672 Rev. *K • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised February 3, 2011 [+] Feedback CY2305C CY2309C Logic Block Diagram for CY2309C PLL REF MUX CLKOUT CLKA1 CLKA2 CLKA3 CLKA4 S2 Select Input Decoding S1 CLKB1 CLKB2 CLKB3 CLKB4 Document Number: 38-07672 Rev. *K Page 2 of 17 [+] Feedback CY2305C CY2309C Contents Pinouts .............................................................................. 4 Zero Delay and Skew Control .......................................... 5 Absolute Maximum Conditions ....................................... 6 Operating Conditions for CY2305CSXC-XX and CY2309CSXC-XX ............................................................... 6 Operating Conditions for CY2305CSXI-XX, CY2305CSXA-XX and CY2309CSXI-XX ........................... 6 Electrical Characteristics for CY2305CSXC-XX and CY2309CSXC-XX ............................................................... 6 Switching Characteristics for CY2305CSXC-XX and CY2309CSXC-XX ............................................................... 7 Switching Characteristics for CY2305CSXI-XX, CY2305CSXA-XX and CY2309CSXI-XX ........................... 8 Switching characteristics table for CY2305CSXI-1H, CY2305CSXA-1H and CY2309CSXI-1H ........................... 9 Switching Waveforms ...................................................... 9 Test Circuits .................................................................... 10 Ordering Information ...................................................... 11 Ordering Code Definition ........................................... 12 Package Drawing and Dimensions ............................... 13 Acronyms ........................................................................ 15 Document Conventions ................................................. 15 Units of Measure ....................................................... 15 Document History Page ................................................. 16 Sales, Solutions, and Legal Information ...................... 17 Worldwide Sales and Design Support ....................... 17 Products .................................................................... 17 PSoC Solutions ......................................................... 17 Document Number: 38-07672 Rev. *K Page 3 of 17 [+] Feedback CY2305C CY2309C Pinouts CY2305C Figure 1. Pin Diagram - 8 Pin SOIC (Top View) REF CLK2 CLK1 GND 1 2 3 4 CY2305C 8 7 6 5 CLKOUT CLK4 VDD CLK3 Table 1. Pin Description - 8 Pin SOIC Pin 1 2 3 4 5 6 7 8 REF[1] CLK2[2] CLK1[2] GND CLK3[2] VDD CLK4[2] CLKOUT[2] Signal Input reference frequency Buffered clock output Buffered clock output Ground Buffered clock output 3.3 V supply Buffered clock output Buffered clock output, internal feedback on this pin Description CY2309C Figure 2. Pin Diagram - 16 Pin SOIC/TSSOP (Top View) REF CLKA1 CLKA2 VDD GND CLKB1 CLKB2 S2 1 2 3 4 5 6 7 8 16 CY2309C 15 14 13 12 11 10 9 CLKOUT CLKA4 CLKA3 VDD GND CLKB4 CLKB3 S1 Table 2. Pin Definition - 16 Pin SOIC/TSSOP Pin 1 2 3 4 5 6 7 8 REF[1] CLKA1[2] CLKA2[2] VDD GND CLKB1[2] CLKB2[2] S2[3] Signal Input reference frequency Buffered clock output, Bank A Buffered clock output, Bank A 3.3 V supply Ground Buffered clock output, Bank B Buffered clock output, Bank B Select input, bit 2 Description Notes 1. Weak pull down. 2. Weak pull down on all outputs. 3. Weak pull ups on these inputs Document Number: 38-07672 Rev. *K Page 4 of 17 [+] Feedback CY2305C CY2309C Table 2. Pin Definition - 16 Pin SOIC/TSSOP (continued) Pin 9 10 11 12 13 14 15 16 S1[4] CLKB3[5] CLKB4[5] GND VDD CLKA3[5] CLKA4[5] CLKOUT[5] Signal Select input, bit 1 Buffered clock output, Bank B Buffered clock output, Bank B Ground 3.3 V supply Buffered clock output, Bank A Buffered clock output, Bank A Buffered output, internal feedback on this pin Description Table 3. Select Input Decoding for CY2309C S2 0 0 1 1 S1 0 1 0 1 CLOCK A1–A4 Three state Driven Driven Driven CLOCK B1–B4 Three state Three state Driven Driven CLKOUT[6] Driven Driven Driven Driven Output Source PLL PLL Reference PLL PLL Shutdown N N Y N Zero Delay and Skew Control All outputs must be uniformly loaded to achieve Zero Delay between the input and output. Since the CLKOUT pin is the internal feedback to the PLL, its relative loading can adjust the input or output delay. For applications requiring zero input or output delay, all outputs including CLKOUT are equally loaded. Even if CLKOUT is not used, it must have a capacitive load equal to that on other outputs for obtaining zero input or output delay. For zero output to output skew, all outputs must be loaded equally. Notes 4. Weak pull ups on these inputs. 5. Weak pull down on all outputs. 6. This output is driven and has an internal feedback for the PLL. The load on this output is adjusted to change the skew between the reference and output. Document Number: 38-07672 Rev. *K Page 5 of 17 [+] Feedback CY2305C CY2309C Absolute Maximum Conditions Supply voltage to ground potential ...............–0.5 V to +4.6 V DC input voltage (Except REF) .......... –0.5 V to VDD + 0.5 V DC input voltage REF .......................... –0.5 V to VDD + 0.5 V Storage temperature ................................ –65 °C to +150 °C Junction temperature................................................. 150 °C Static discharge voltage (per MIL-STD-883, Method 3015) .......................... > 2,000 V Operating Conditions for CY2305CSXC-XX and CY2309CSXC-XX Operating conditions table for CY2305CSXC-XX and CY2309CSXC-XX commercial temperature devices. Parameter VDD TA CL CL CIN tPU Supply voltage Operating temperature (ambient temperature) Load capacitance, below 100 MHz Load capacitance, from 100 MHz to 133 MHz Input capacitance Power-up time for all VDDs to reach minimum specified voltage (power ramps are monotonic) Description Min 3.0 0 – – – 0.05 Max 3.6 70 30 10 7 50 Unit V °C pF pF pF ms Operating Conditions for CY2305CSXI-XX, CY2305CSXA-XX and CY2309CSXI-XX Operating conditions table for CY2305CSXI-XX, CY2305CSXA-XX and CY2309CSXI-XX industrial/automotive-A temperature devices. Parameter VDD TA CL CL CIN tPU Supply voltage Operating temperature (ambient temperature) Load capacitance, below 100 MHz Load capacitance, from 100 MHz to 133 MHz Input capacitance Power-up time for all VDDs to reach minimum specified voltage (power ramps are monotonic) Description Min 3.0 –40 – – – 0.05 Max 3.6 85 30 10 7 50 Unit V °C pF pF pF ms Electrical Characteristics for CY2305CSXC-XX and CY2309CSXC-XX Electrical characteristics table for CY2305CSXC-XX and CY2309CSXC-XX commercial temperature devices. Parameter VIL VIH IIL IIH VOL VOH IDD (PD mode) IDD Description Input LOW voltage[7] VIN = 0 V VIN = VDD IOL = 8 mA (–1) IOH = 12 mA (–1H) IOH = –8 mA (–1) IOL = –12 mA (–1H) REF = 0 MHz Unloaded outputs at 66.67 MHz, SEL inputs at VDD Input HIGH voltage[7] Input LOW current Input HIGH current Output LOW voltage[8] Test Conditions Min – 2.0 – – – 2.4 – – Max 0.8 – 50 100 0.4 – 12 32 Unit V V A A V V A mA Output HIGH voltage[8] Power-down supply current Supply current Notes 7. REF input has a threshold voltage of VDD/2. 8. Parameter is guaranteed by design and characterization. Not 100% tested in production. Document Number: 38-07672 Rev. *K Page 6 of 17 [+] Feedback CY2305C CY2309C Electrical Characteristics for CY2305CSXI-XX, CY2305CSXA-XX and CY2309CSXI-XX Electrical characteristics table for CY2305CSXI-XX, CY2305CSXA-XX and CY2309CSXI-XX industrial/automotive-A temperature devices. Parameter VIL VIH IIL IIH VOL VOH IDD (PD mode) IDD Description Input LOW voltage Input LOW current Input HIGH current Output LOW voltage[10] Output HIGH voltage[10] Power-down supply current Supply current [9] Test Conditions Min – 2.0 Max 0.8 – 50 100 0.4 – 25 35 Unit V V A A V V A mA Input HIGH voltage[9] VIN = 0 V VIN = VDD IOL = 8 mA (–1) IOH =12 mA (–1H) IOH = –8 mA (–1) IOL = –12 mA (–1H) REF = 0 MHz Unloaded outputs at 66.67 MHz, SEL inputs at VDD – – – 2.4 – – Switching Characteristics for CY2305CSXC-XX and CY2309CSXC-XX Switching characteristics table for CY2305CSXC-1 and CY2309CSXC-1 commercial temperature devices. All parameters are specified with loaded outputs. Parameter Name Test Conditions Min Typ Max Unit t1 tDC t3 t4 t5 t6A t6B Output frequency Output duty cycle[10] = t2  t1 Rise time[10] Fall time[10] Output-to-output skew[10] Delay, REF rising edge to CLKOUT rising edge[10] Delay, REF rising edge to CLKOUT rising edge[10] Device-to-device skew[10] Cycle-to-cycle jitter, peak[10] PLL lock time[10] 30 pF load 10 pF load Measured at 1.4 V, Fout > 50 MHz Measured at 1.4 V, Fout  50 MHz Measured between 0.8 V and 2.0 V Measured between 0.8 V and 2.0 V All outputs equally loaded Measured at VDD/2 Measured at VDD/2. Measured in PLL Bypass mode, CY2309C device only. Measured at VDD/2 on the CLKOUT pins of devices Measured at 66.67 MHz, loaded outputs Stable power supply, valid clock presented on REF pin 10 10 40 45 – – – – 1 – 50 50 – – – 0 5 100 133.33 60 55 2.25 2.25 200 ±350 8.7 MHz MHz % % ns ns ps ps ns t7 tJ tLOCK – – – 0 50 – 700 175 1.0 ps ps ms Notes 9. .REF input has a threshold voltage of VDD/2. 10. Parameter is guaranteed by design and characterization. Not 100% tested in production. Document Number: 38-07672 Rev. *K Page 7 of 17 [+] Feedback CY2305C CY2309C Switching Characteristics for CY2305CSXC-XX and CY2309CSXC-XX Switching characteristics table for CY2305CSXC-1H and CY2309CSXC-1H commercial temperature devices. All parameters are specified with loaded outputs. Parameter t1 tDC t3 t4 t5 t6A t6B t7 t8 tJ tLOCK Name Output frequency 30-pF load 10-pF load Measured at 1.4 V, Fout  50 MHz Rise time[11] Fall time[11] Output-to-output skew[11] Delay, REF rising edge to CLKOUT rising edge[11] Delay, REF rising edge to CLKOUT rising edge[11] Device-to-device skew[11] Output slew rate[11] Measured between 0.8 V and 2.0 V Measured between 0.8 V and 2.0 V All outputs equally loaded Measured at VDD/2 Measured at VDD/2. Measured in PLL Bypass mode, CY2309C device only. Measured at VDD/2 on the CLKOUT pins of devices Measured between 0.8 V and 2.0 V using Test circuit #2 Stable power supply, valid clock presented on REF pin Description Min 10 10 40 45 – – – – 1 – 1 – – Typ – 50 50 – – – 0 5 0 – – – Max 100 133.33 60 55 1.5 1.5 200 ±350 8.7 700 – 175 1.0 Unit MHz MHz % % ns ns ps ps ns ps V/ns ps ms Output duty cycle[11] = t2  t1 Measured at 1.4 V, Fout > 50 MHz Cycle-to-cycle jitter, peak[11] Measured at 66.67 MHz, loaded outputs PLL lock time[11] Switching Characteristics for CY2305CSXI-XX, CY2305CSXA-XX and CY2309CSXI-XX Switching characteristics table for CY2305CSXI-1, CY2305CSXA-1, and CY2309CSXI-1 industrial temperature devices. All parameters are specified with loaded outputs. Parameter t1 tDC t3 t4 t5 t6A t6B t7 tJ tLOCK Name Output frequency 30 pF load 10 pF load Measured at 1.4 V, Fout 50 MHz Measured between 0.8 V and 2.0 V Measured between 0.8 V and 2.0 V All outputs equally loaded Measured at VDD/2 Measured at VDD/2. Measured in PLL Bypass mode, CY2309C device only. Measured at VDD/2 on the CLKOUT pins of devices Measured at 66.67 MHz, loaded outputs Stable power supply, valid clock presented on REF pin Fall time[11] Output-to-output skew Delay, REF rising edge to CLKOUT rising edge[11] Delay, REF rising edge to CLKOUT rising edge[11] Device-to-device skew[11] Cycle-to-cycle jitter, peak[11] PLL lock time[11] Note 11. Parameter is guaranteed by design and characterization. Not 100% tested in production. Document Number: 38-07672 Rev. *K Page 8 of 17 [+] Feedback CY2305C CY2309C Switching characteristics table for CY2305CSXI-1H, CY2305CSXA-1H and CY2309CSXI-1H Switching characteristics table for CY2305CSXI-1H, CY2305CSXA-1H and CY2309CSXI-1H industrial/automotive-A temperature device. All parameters are specified with loaded outputs. Parameter t1 tDC t3 t4 t5 t6A t6B t7 t8 tJ tLOCK Name Output frequency 30 pF load 10 pF load Measured at 1.4 V, Fout 50 MHz Switching Waveforms Figure 3. Duty Cycle Timing t1 t2 1.4 V 1.4 V 1.4 V Figure 4. All Outputs Rise/Fall Time 2.0 V 0.8 V t3 2.0 V 0.8 V t4 3.3 V 0V OUTPUT Note 12. Parameter is guaranteed by design and characterization. Not 100% tested in production. Document Number: 38-07672 Rev. *K Page 9 of 17 [+] Feedback CY2305C CY2309C Figure 5. Output-Output Skew 1.4 V OUTPUT OUTPUT t5 1.4 V Figure 6. Input-Output Propagation Delay VDD/2 INPUT OUTPUT t6 VDD/2 Figure 7. Device-Device Skew VDD/2 CLKOUT, Device 1 CLKOUT, Device 2 t7 VDD/2 Test Circuits Test Circuit # 1 V DD 0.1  F CLK OUTPUTS C LOAD V DD 0.1  F GND GND 0.1  F V DD GND GND out 0.1  F Test Circuit # 2 V DD OUTPUTS 1 k 10 pF 1 k For parameter t8 (output slew rate) on -1H devices Document Number: 38-07672 Rev. *K Page 10 of 17 [+] Feedback CY2305C CY2309C Ordering Information Ordering Code Pb-free - CY2305C CY2305CSXC-1 CY2305CSXC-1T CY2305CSXC-1H CY2305CSXC-1HT CY2305CSXI-1 CY2305CSXI-1T CY2305CSXI-1H CY2305CSXI-1HT CY2305CSXA-1H CY2305CSXA-1HT Pb-free - CY2309C CY2309CSXC-1 CY2309CSXC-1T CY2309CSXC-1H CY2309CSXC-1HT CY2309CSXI-1 CY2309CSXI-1T CY2309CSXI-1H CY2309CSXI-1HT CY2309CZXC-1 CY2309CZXC-1T CY2309CZXC-1H CY2309CZXC-1HT CY2309CZXI-1 CY2309CZXI-1T CY2309CZXI-1H CY2309CZXI-1HT 16-pin 150 Mil SOIC 16-pin 150 Mil SOIC – Tape and reel 16-pin 150 Mil SOIC 16-pin 150 Mil SOIC – Tape and reel 16-pin 150 Mil SOIC 16-pin 150 Mil SOIC – Tape and reel 16-pin 150 Mil SOIC 16-pin 150 Mil SOIC – Tape and reel 16-pin 4.4 mm TSSOP 16-pin 4.4 mm TSSOP – Tape and reel 16-pin 4.4 mm TSSOP 16-pin 4.4 mm TSSOP – Tape and reel 16-pin 4.4 mm TSSOP 16-pin 4.4 mm TSSOP – Tape and reel 16-pin 4.4 mm TSSOP 16-pin 4.4 mm TSSOP – Tape and reel Commercial Commercial Commercial Commercial Industrial Industrial Industrial Industrial Commercial Commercial Commercial Commercial Industrial Industrial Industrial Industrial 8-pin 150 Mil SOIC 8-pin 150 Mil SOIC – Tape and reel 8-pin 150 Mil SOIC 8-pin 150 Mil SOIC – Tape and reel 8-pin 150 Mil SOIC 8-pin 150 Mil SOIC – Tape and reel 8-pin 150 Mil SOIC 8-pin 150 Mil SOIC – Tape and reel 8-pin 150 Mil SOIC 8-pin 150 Mil SOIC – Tape and reel Commercial Commercial Commercial Commercial Industrial Industrial Industrial Industrial Automotive-A Automotive-A Package Type Operating Range Document Number: 38-07672 Rev. *K Page 11 of 17 [+] Feedback CY2305C CY2309C Ordering Code Definition CY 230XC XX X – 1X (T) Tape and reel Output Drive: 1 = standard drive 1H = high drive Temperature Range: A = Automotive C = Commercial I = Industrial Package: SX = SOIC, Pb-free ZX = TSSOP, Pb-free Base device part number 2305C = 5-output zero delay buffer, rev C 2309C = 9-output zero delay buffer, rev C Company ID: CY = Cypress Document Number: 38-07672 Rev. *K Page 12 of 17 [+] Feedback CY2305C CY2309C Package Drawing and Dimensions Figure 8. 8-Pin (150 Mil) SOIC SZ08.15 51-85066 *D Document Number: 38-07672 Rev. *K Page 13 of 17 [+] Feedback CY2305C CY2309C Figure 9. 16-Pin (150 Mil) SOIC SZ16.15 51-85068 *C Figure 10. 16-Pin TSSOP 4.40 mm Body ZZ16.173 51-85091 *C Document Number: 38-07672 Rev. *K Page 14 of 17 [+] Feedback CY2305C CY2309C Acronyms Acronym CMOS PLL SOIC TSSOP Description Complementary metal oxide semiconductor phase locked loop small outline integrated circuit thin shrunk small outline package Document Conventions Units of Measure Symbol °C V kHz MHz µA mA ms ns pF ps Volts Kilohertz megahertz microamperes milliamperes milliseconds nanoseconds picofarads picoseconds Unit of Measure degrees Celsius Document Number: 38-07672 Rev. *K Page 15 of 17 [+] Feedback CY2305C CY2309C Document History Page Document Title: CY2305C CY2309C 3.3 V ZERO DELAY CLOCK BUFFER Document Number: 38-07672 REV. ** *A *B *C *D *E *F ECN NO. 224421 268571 276453 303063 318315 344815 127988938 Issue Date See ECN See ECN See ECN See ECN See ECN See ECN See ECN Orig. of Change RGL RGL RGL RGL RGL RGL KVM New data sheet Added bullet for 5 V tolerant inputs in the features Minor Change: Moved one sentence from the features to the Functional Description Updated data sheet as per characterization data Data sheet rewrite Minor Error: Corrected the header of all the AC/DC tables with the right part numbers. Changed title from ‚low Cost 3.3 V Zero Delay Buffer to 3.3 V Zero Delay Clock Buffer Specified the VIL minimum value to -0.3 V Specified the VIH maximum value to VDD + 0.3 V Changed DC Input Voltage (REF) maximum value in Absolute Maximum section Removed references to 5 V tolerant inputs (pages 1 and 2) Removed Pentium compatibility reference Added CY2305C block diagram Added ‚peak to the jitter specifications Changed typical jitter from 75 ps to 50 ps for standard drive devices For standard drive devices, tightened rise/fall times from 2.5 ns to 2.25 ns Tightened cycle-to-cycle jitter from 200 ps to 175 ps Tightened output-to-output skew from 250 ps to 200 ps Added CY2305C Automotive-A grade devices Extended duty cycle specs to cover entire frequency range Changed from Preliminary to Final Description of Change *G 1561504 See ECN KVM/NSI /AESA *H *I 2558537 2901743 08/27/08 03/30/2010 KVM/AESA Added CY2305CSXA-1 and CY2305CSXA-1T parts in Ordering Information table under Pb-free CY2305C VIVG Updated Package Drawing and Dimensions. Added Ordering Code Definition Added Sales, Solutions, and Legal Information URLs. Modified pin diagram of Figure 1. Updated as per new template Added Acronyms and Units of Measure table Added TOC Removed min value of VIL and max value of VIH from Electrical Characteristics Table on page 6 and page 7. Removed Prune parts CY2305CSXA-1 and CY2305CSXA-1T from the datasheet. *J 3080990 11/10/2010 BASH *K 3160535 02/03/2011 BASH Document Number: 38-07672 Rev. *K Page 16 of 17 [+] Feedback CY2305C CY2309C Sales, Solutions, and Legal Information Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturers representatives, and distributors. To find the office closest to you, visit us at Cypress Locations. Products Automotive Clocks & Buffers Interface Lighting & Power Control Memory Optical & Image Sensing PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless PSoC Solutions psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5 ¬© Cypress Semiconductor Corporation, 2004-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress‚Äô product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Document Number: 38-07672 Rev. *K Revised February 3, 2011 Page 17 of 17 All products and company names mentioned in this document may be the trademarks of their respective holders. [+] Feedback