CY62157E_11

CY62157E MoBL® 8-Mbit (512 K × 16) Static RAM 8-Mbit (512 K × 16) Static RAM Features ■ Very high speed: 45 ns ❐ Industrial: –40 °C to +85 °C ❐ Automotive-E: –40 °C to +125 °C Wide voltage range: 4.5 V–5.5 V Ultra low standby power ❐ Typical standby current: 2 A ❐ Maximum standby current: 8 A (Industrial) Ultra low active power ❐ Typical active current: 1.8 mA at f = 1 MHz Ultra low standby power Easy memory expansion with CE1, CE2 and OE features Automatic power down when deselected CMOS for optimum speed and power Available in Pb-free 44-pin TSOP II and 48-ball VFBGA package ■ ■ applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Place the device into standby mode when deseleMoBL®cted (CE1 HIGH or CE2 LOW or both BHE and BLE are HIGH). The input or output pins (I/O0 through I/O15) are placed in a high impedance state when: ■ ■ ■ ■ Deselected (CE1HIGH or CE2 LOW) Outputs are disabled (OE HIGH) Both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH) Write operation is active (CE1 LOW, CE2 HIGH and WE LOW) ■ ■ ■ ■ ■ ■ To write to the device, take Chip Enable (CE1 LOW and CE2 HIGH) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O0 through I/O7), is written into the location specified on the address pins (A0 through A18). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O8 through I/O15) is written into the location specified on the address pins (A0 through A18). To read from the device, take Chip Enable (CE1 LOW and CE2 HIGH) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O0 to I/O7. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O8 to I/O15. See Truth Table on page 12 for a complete description of read and write modes. Functional Description The CY62157E is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life (MoBL®) in portable Logic Block Diagram DATA IN DRIVERS A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 ROW DECODER 512K x 16 RAM Array SENSE AMPS I/O0–I/O7 I/O8–I/O15 CE2 Power Down Circuit CE1 COLUMN DECODER BHE WE A11 A12 A13 A15 A14 A16 A17 A18 BHE BLE OE BLE CE2 CE1 Cypress Semiconductor Corporation Document #: 38-05695 Rev. *H • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised May 30, 2011 [+] Feedback CY62157E MoBL® Contents Product Portfolio ..............................................................3 Pin Configuration .............................................................3 Maximum Ratings .............................................................4 Operating Range ...............................................................4 Electrical Characteristics .................................................4 Capacitance ......................................................................5 Thermal Resistance ..........................................................5 AC Test Loads and Waveforms .......................................5 Data Retention Characteristics .......................................6 Data Retention Waveform ................................................6 Switching Characteristics ................................................7 Switching Waveforms ......................................................8 Read Cycle No. 1 (Address Transition Controlled) .....8 Read Cycle No. 2 (OE Controlled) ..............................8 Write Cycle No. 1 (WE Controlled) ..............................9 Write Cycle No. 2 (CE1 or CE2 Controlled) ..............10 Write Cycle No. 3 (WE Controlled, OE LOW) ............11 Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) ......................................11 Truth Table ......................................................................12 Ordering Information ......................................................13 Ordering Code Definitions .........................................13 Package Diagrams ..........................................................14 Acronyms ........................................................................16 Document Conventions .................................................16 Units of Measure .......................................................16 Document History Page .................................................17 Sales, Solutions, and Legal Information ......................18 Worldwide Sales and Design Support .......................18 Products ....................................................................18 PSoC Solutions .........................................................18 Document #: 38-05695 Rev. *H Page 2 of 18 [+] Feedback CY62157E MoBL® Product Portfolio Power Dissipation Product Range Min CY62157ELL CY62157ELL Industrial Automotive 4.5 4.5 VCC Range (V) Typ[1] 5.0 5.0 Max 5.5 5.5 45 55 Speed (ns) Typ[1] 1.8 1.8 Operating ICC, (mA) f = 1 MHz Max 3 4 f = fmax Typ[1] 18 18 Max 25 35 Standby, ISB2 (A) Typ[1] 2 2 Max 8 30 Pin Configuration [2, 3] 44-pin TSOP II Top View A4 A3 A2 A1 A0 CE I/O0 I/O1 I/O2 I/O3 VCC VSS I/O4 I/O5 I/O6 I/O7 WE A18 A17 A16 A15 A14 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 A5 A6 A7 OE BHE BLE I/O15 I/O14 I/O13 I/O12 VSS VCC I/O11 I/O10 I/O9 I/O8 A8 A9 A10 A11 A12 A13 1 BLE I/O8 I/O9 VSS VCC I/O14 I/O15 A18 2 OE BHE I/O10 I/O11 I/O12 I/O13 NC A8 48-ball VFBGA Top View 4 3 A0 A3 A5 A17 NC A14 A12 A9 A1 A4 A6 A7 A16 A15 A13 A10 5 A2 CE1 I/O1 I/O3 I/O4 I/O5 WE A11 6 CE2 I/O0 I/O2 Vcc Vss I/O6 I/O7 NC A B C D E F G H Notes 1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at VCC = VCC(typ), TA = 25 °C. 2. NC pins are not connected on the die. 3. The 44-pin TSOP II package has only one chip enable (CE) pin. Document #: 38-05695 Rev. *H Page 3 of 18 [+] Feedback CY62157E MoBL® Maximum Ratings Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage Temperature ............................. –65 °C to + 150 °C Ambient Temperature with Power Applied ........................................ –55 °C to + 125 °C Supply Voltage to Ground Potential .........................................................–0.5 V to 6.0 V DC Voltage Applied to Outputs in High Z State[4, 5] .........................................–0.5 V to 6.0 V DC Input Voltage[4, 5] ..................................... –0.5 V to 6.0 V Output Current into Outputs (LOW) ............................20 mA Static Discharge Voltage ........................................> 2001 V (MIL-STD-883, Method 3015) Latch up Current ....................................................> 200 mA Operating Range Device CY62157ELL Range Industrial Ambient Temperature VCC[6] –40 °C to +85 °C 4.5 V to 5.5 V Automotive –40 °C to +125 °C Electrical Characteristics Over the Operating Range Parameter VOH VOL VIH VIL IIX IOZ ICC ISB1 [8] Description Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input Leakage Current Output Leakage Current VCC Operating Supply Current Automatic CE Power Down Current — CMOS Inputs Automatic CE Power Down Current — CMOS Inputs Test Conditions IOH = –1 mA IOL = 2.1 mA VCC = 4.5 V to 5.5 V VCC = 4.5 V to 5.5 V GND < VI < VCC GND < VO < VCC, Output Disabled f = fmax = 1/tRC f = 1 MHz VCC = VCC(max) IOUT = 0 mA CMOS levels 45 ns (Industrial) Min 2.4 – 2.2 –0.5 –1 –1 – – – Typ[7] – – – – – – 18 1.8 2 Max – 0.4 VCC + 0.5 0.8 +1 +1 25 3 8 55 ns (Automotive) Min 2.4 – 2.2 –0.5 –4 –4 – – – Typ[7] – – – – – – 18 1.8 2 Max – 0.4 VCC + 0.5 0.8 +4 +4 35 4 30 A Unit V V V V A A mA CE1 > VCC 0.2 V or CE2 < 0.2 V or (BHE and BLE) > VCC – 0.2 V, VIN > VCC – 0.2 V, VIN < 0.2 V, f = fmax (Address and Data Only), f = 0 (OE and WE), VCC = VCC(max) CE1 > VCC – 0.2 V or CE2 < 0.2 V or (BHE and BLE) > VCC – 0.2 V, VIN > VCC – 0.2 V or VIN < 0.2 V, f = 0, VCC = VCC(max) ISB2 [8] – 2 8 – 2 30 A Notes 4. VIL(min) = –2.0 V for pulse durations less than 20 ns for I < 30 mA. 5. VIH(max) = VCC + 0.75 V for pulse durations less than 20 ns. 6. Full device AC operation assumes a 100 s ramp time from 0 to VCC(min) and 200 s wait time after VCC stabilization. 7. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at VCC = VCC(typ), TA = 25 °C. 8. Chip enables (CE1 and CE2) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the ISB1 / ISB2 / ICCDR spec. Other inputs can be left floating. Document #: 38-05695 Rev. *H Page 4 of 18 [+] Feedback CY62157E MoBL® Capacitance Parameter[9] CIN COUT Description Input Capacitance Output Capacitance Test Conditions TA = 25 °C, f = 1 MHz, VCC = VCC(typ) Max 10 10 Unit pF pF Thermal Resistance Parameter[9] JA JC Description Thermal Resistance (Junction to Ambient) Thermal Resistance (Junction to Case) Test Conditions Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board 44-pin TSOP II 48-ball VFBGA Unit 77 13 72 8.86 °C/W °C/W AC Test Loads and Waveforms Figure 1. AC Test Loads and Waveforms VCC OUTPUT R1 3V 30 pF INCLUDING JIG AND SCOPE R2 10% GND Rise Time = 1 V/ns ALL INPUT PULSES 90% 90% 10% Fall Time = 1 V/ns Equivalent to: THEVENIN EQUIVALENT RTH OUTPUT V Values 1800 990 639 1.77 Unit    V Parameters R1 R2 RTH VTH Note 9. Tested initially and after any design or process changes that may affect these parameters. Document #: 38-05695 Rev. *H Page 5 of 18 [+] Feedback CY62157E MoBL® Data Retention Characteristics Over the Operating Range Parameter VDR ICCDR[11] Description VCC for Data Retention Data Retention Current VCC = 2 V, CE1 > VCC – 0.2 V or CE2 < 0.2 V or (BHE and BLE) > VCC – 0.2 V, VIN > VCC – 0.2 V or VIN < 0.2 V Industrial Automotive Conditions Min 2 – – 0 CY62157ELL-45 CY62157ELL-55 45 55 Typ [10] – – – – – – Max – 8 30 – – – ns ns Unit V A tCDR [12] tR [13] Chip Deselect to Data Retention Time Operation Recovery Time Data Retention Waveform Figure 2. Data Retention Waveform[14] DATA RETENTION MODE VCC CE1 or BHE.BLE or CE2 VCC(min) tCDR VDR > 2 V VCC(min) tR Notes 10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at VCC = VCC(typ), TA = 25 °C. 11. Chip enables (CE1 and CE2) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the ISB1 / ISB2 / ICCDR spec. Other inputs can be left floating. 12. Tested initially and after any design or process changes that may affect these parameters. 13. Full device operation requires linear VCC ramp from VDR to VCC(min) > 100 s or stable at VCC(min) > 100 s. 14. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE. Document #: 38-05695 Rev. *H Page 6 of 18 [+] Feedback CY62157E MoBL® Switching Characteristics Over the Operating Range Parameter[15, 16] Read Cycle tRC tAA tOHA tACE tDOE tLZOE tHZOE tLZCE tHZCE tPU tPD tDBE tLZBE tHZBE Write tWC tSCE tAW tHA tSA tPWE tBW tSD tHD tHZWE tLZWE Cycle[19] Write Cycle Time CE1 LOW and CE2 HIGH to Write End Address Setup to Write End Address Hold from Write End Address Setup to Write Start WE Pulse Width BLE/BHE LOW to Write End Data Setup to Write End Data Hold from Write End WE LOW to High Z[17, 18] WE HIGH to Low Z[17] 45 35 35 0 0 35 35 25 0 – 10 – – – – – – – – – 18 – 55 40 40 0 0 40 40 25 0 – 10 – – – – – – – – – 20 – ns ns ns ns ns ns ns ns ns ns ns Read Cycle Time Address to Data Valid Data Hold from Address Change CE1 LOW and CE2 HIGH to Data Valid OE LOW to Data Valid OE LOW to Low Z[17] OE HIGH to High Z[17, 18] Z[17] CE1 LOW and CE2 HIGH to Low 45 – 10 – – 5 – 10 – 0 – – 10 – – 45 – 45 22 – 18 – 18 – 45 45 – 18 55 – 10 – – 5 – 10 – 0 – – 10 – – 55 – 55 25 – 20 – 20 – 55 55 – 20 ns ns ns ns ns ns ns ns ns ns ns ns ns ns Description 45 ns (Industrial) Min Max 55 ns (Automotive) Min Max Unit CE1 HIGH and CE2 LOW to High Z[17, 18] CE1 LOW and CE2 HIGH to Power Up CE1 HIGH and CE2 LOW to Power Down BLE/BHE LOW to Data Valid BLE/BHE LOW to Low Z[17] BLE/BHE HIGH to High Z[17, 18] Notes 15. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of VCC(typ)/2, input pulse levels of 0 to VCC(typ), and output loading of the specified IOL/IOH as shown in the AC Test Loads and Waveforms on page 5. 16. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification. 17. At any temperature and voltage condition, tHZCE is less than tLZCE, tHZBE is less than tLZBE, tHZOE is less than tLZOE, and tHZWE is less than tLZWE for any device. 18. tHZOE, tHZCE, tHZBE, and tHZWE transitions are measured when the outputs enter a high impedance state. 19. The internal write time of the memory is defined by the overlap of WE, CE1 = VIL, BHE, BLE, or both = VIL, and CE2 = VIH. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write. Document #: 38-05695 Rev. *H Page 7 of 18 [+] Feedback CY62157E MoBL® Switching Waveforms Read Cycle No. 1 (Address Transition Controlled) [20, 21] tRC RC ADDRESS tOHA DATA OUT PREVIOUS DATA VALID tAA DATA VALID Read Cycle No. 2 (OE Controlled) [21, 22] ADDRESS tRC CE1 CE2 tACE BHE/BLE tDBE tLZBE OE tDOE DATA VALID tHZOE HIGH IMPEDANCE tHZBE tPD tHZCE DATA OUT tLZOE HIGH IMPEDANCE tLZCE VCC SUPPLY CURRENT tPU 50% 50% ICC ISB Notes 20. The device is continuously selected. OE, CE1 = VIL, BHE, BLE or both = VIL, and CE2 = VIH. 21. WE is HIGH for read cycle. 22. Address valid before or similar to CE1, BHE, BLE transition LOW and CE2 transition HIGH. Document #: 38-05695 Rev. *H Page 8 of 18 [+] Feedback CY62157E MoBL® Switching Waveforms (continued) Write Cycle No. 1 (WE Controlled) [23, 24, 25] tWC ADDRESS tSCE CE1 CE2 tAW WE tSA tPWE tHA BHE/BLE tBW OE DATA I/O NOTE 26 tHZOE tHD tSD VALID DATA Notes 23. The internal write time of the memory is defined by the overlap of WE, CE1 = VIL, BHE, BLE, or both = VIL, and CE2 = VIH. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write. 24. Data I/O is high impedance if OE = VIH. 25. If CE1 goes HIGH and CE2 goes LOW simultaneously with WE = VIH, the output remains in a high impedance state. 26. During this period, the I/Os are in output state. Do not apply input signals. Document #: 38-05695 Rev. *H Page 9 of 18 [+] Feedback CY62157E MoBL® Switching Waveforms (continued) Write Cycle No. 2 (CE1 or CE2 Controlled) [27, 28, 29] tWC ADDRESS tSCE CE1 CE2 tSA tAW tPWE tHA WE BHE/BLE tBW OE DATA I/O NOTE 30 tHZOE tSD VALID DATA tHD Notes 27. The internal write time of the memory is defined by the overlap of WE, CE1 = VIL, BHE, BLE, or both = VIL, and CE2 = VIH. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write. 28. Data I/O is high impedance if OE = VIH. 29. If CE1 goes HIGH and CE2 goes LOW simultaneously with WE = VIH, the output remains in a high impedance state. 30. During this period, the I/Os are in output state. Do not apply input signals. Document #: 38-05695 Rev. *H Page 10 of 18 [+] Feedback CY62157E MoBL® Switching Waveforms (continued) Write Cycle No. 3 (WE Controlled, OE LOW) [31] tWC ADDRESS tSCE CE1 CE2 BHE/BLE tAW tSA WE tBW tHA tPWE tSD DATA I/O NOTE 32 VALID DATA tHD tHZWE tLZWE Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [31] tWC ADDRESS CE1 CE2 tSCE tAW BHE/BLE tSA WE tPWE tSD DATA I/O NOTE 32 VALID DATA tHD tBW tHA Notes 31. If CE1 goes HIGH and CE2 goes LOW simultaneously with WE = VIH, the output remains in a high impedance state. 32. During this period, the I/Os are in output state. Do not apply input signals. Document #: 38-05695 Rev. *H Page 11 of 18 [+] Feedback CY62157E MoBL® Truth Table CE1 H X [33] CE2 X [33] WE X X X H H H H H H L L L OE X X X L L L H H H X X X BHE X X H L H L L H L L H L BLE X X H L L H H L L L L H Inputs/Outputs High Z High Z High Z Data Out (I/O0–I/O15) Data Out (I/O0 –I/O7 ); High Z (I/O8–I/O15) High Z (I/O0–I/O7); Data Out (I/O8–I/O15) High Z High Z High Z Data In (I/O0–I/O15) Data In (I/O0–I/O7); High Z (I/O8–I/O15) High Z (I/O0–I/O7); Data In (I/O8–I/O15) Mode Deselect/Power Down Deselect/Power Down Deselect/Power Down Read Read Read Output Disabled Output Disabled Output Disabled Write Write Write Power Standby (ISB) Standby (ISB) Standby (ISB) Active (ICC) Active (ICC) Active (ICC) Active (ICC) Active (ICC) Active (ICC) Active (ICC) Active (ICC) Active (ICC) L X[33] H H H H H H H H H X[33] L L L L L L L L L Note 33. The ‘X’ (Don’t care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted. Document #: 38-05695 Rev. *H Page 12 of 18 [+] Feedback CY62157E MoBL® Ordering Information Speed (ns) 45 55 Ordering Code CY62157ELL-45ZSXI CY62157ELL-55ZSXE CY62157ELL-55BVXE Package Diagram 51-85087 51-85087 51-85150 Package Type 44-pin Thin Small Outline Package Type II (Pb-free) 44-pin Thin Small Outline Package Type II (Pb-free) 48-ball Very Fine-Pitch Ball Grid Array (Pb-free) Operating Range Industrial Automotive Contact your local Cypress sales representative for availability of these parts. Ordering Code Definitions CY 621 5 7 E LL - XX XX X X Temperature Range: X = I or E I = Industrial; E = Automotive-E Pb-free Package Type: XX = ZS or BV ZS = 44-pin TSOP II BV = 48-ball VFBGA Speed Grade: XX = 45 ns or 55 ns Low Power E = Process Technology 90 nm Buswidth = × 16 Density = 8-Mbit Family Code: MoBL SRAM family Company ID: CY = Cypress Document #: 38-05695 Rev. *H Page 13 of 18 [+] Feedback CY62157E MoBL® Package Diagrams Figure 3. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48, 51-85150 51-85150 *F Document #: 38-05695 Rev. *H Page 14 of 18 [+] Feedback CY62157E MoBL® Package Diagrams (continued) Figure 4. 44-pin TSOP Z44-II, 51-85087 51-85087 *C Document #: 38-05695 Rev. *H Page 15 of 18 [+] Feedback CY62157E MoBL® Acronyms Acronym CE CMOS I/O OE RAM SRAM TTL TSOP VFBGA WE chip enable complementary metal oxide semiconductor input/output output enable random access memory static random access memory transistor-transistor logic thin small outline package very fine-pitch ball grid array write enable Description Document Conventions Units of Measure Symbol °C MHz μA μs mA mm ns  % pF V W degree Celcius Mega Hertz micro Amperes micro seconds milli Amperes milli meter nano seconds ohms percent pico Farad Volts Watts Unit of Measure Document #: 38-05695 Rev. *H Page 16 of 18 [+] Feedback CY62157E MoBL® Document History Page Document Title: CY62157E MoBL®, 8-Mbit (512 K × 16) Static RAM Document Number: 38-05695 Rev. ** *A ECN No. 291273 457689 Issue Date See ECN See ECN Orig. of Change PCI NXR Description of Change New data sheet Added Automotive Product Removed Industrial Product Removed 35 ns and 45 ns speed bins Removed “L” bin Updated AC Test Loads table Corrected tR in Data Retention Characteristics from 100 s to tRC ns Updated the Ordering Information and replaced the Package Name column with Package Diagram Added Industrial Product (Final Information) Removed 48 ball VFBGA package and its relevant information Changed the ICC(typ) value of Automotive from 2 mA to 1.8 mA for f = 1MHz Changed the ISB2(typ) value of Automotive from 5 A to 1.8 A Modified footnote #4 to include current limit Updated the Ordering Information table Added 48 ball VFBGA package Updated Logic Block Diagram Added footnote #3 Updated the Ordering Information table Added footnote #9 related to ISB2 and ICCDR Added footnote #14 related AC timing parameters Converted Automotive specs from preliminary to final Added footnote #23 related to chip enable Updated package diagrams Updated template. Changed Table Footnotes to Footnotes. Added Ordering Code Definitions. Removed the note “For best practice recommendations, please refer to the Cypress application note AN1064, SRAM System Guidelines.” and its reference in Functional Description. Updated Electrical Characteristics. Updated Data Retention Characteristics. Added Acronyms and Units of Measure. Updated in new template. *B 467033 See ECN NXR *C 569114 See ECN VKN *D *E *F 925501 1045801 2934396 See ECN See ECN 06/03/10 VKN VKN VKN *G *H 3110053 3269641 12/14/2010 05/30/2011 PRAS RAME Document #: 38-05695 Rev. *H Page 17 of 18 [+] Feedback CY62157E MoBL® Sales, Solutions, and Legal Information Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at Cypress Locations. Products Automotive Clocks & Buffers Interface Lighting & Power Control Memory Optical & Image Sensing PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless PSoC Solutions psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5 © Cypress Semiconductor Corporation, 2004-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Document #: 38-05695 Rev. *H Revised May 30, 2011 Page 18 of 18 MoBL is a registered trademark and More Battery Life is a trademark of Cypress Semiconductor. All products and company names mentioned in this document may be the trademarks of their respective holders. [+] Feedback