0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
MAX4888BGTI+T

MAX4888BGTI+T

  • 厂商:

    AD(亚德诺)

  • 封装:

    WFQFN28_EP

  • 描述:

    IC SWITCH QUAD SPDT 28TQFN

  • 数据手册
  • 价格&库存
MAX4888BGTI+T 数据手册
19-5706; Rev 0; 12/10 TION KIT EVALUA BLE AVAILA Up to 8.0Gbps Dual Passive Switches The MAX4888B/MAX4888C dual double-pole/doublethrow (2 x DPDT), high-speed passive switches are ideal for switching two half-lanes of PCI ExpressM (PCIe) data between two possible destinations. These devices feature a dual digital control input to switch signal paths. The MAX4888C is intended for use in systems where both the input and output are capacitively coupled (e.g., SAS, SATA, XAUI, and PCIe) and provides a 10FA (typ) source current and a 60kI (typ) internal biasing resistor to GND at the AOUT_ and BOUT_ pins. The devices are fully specified to operate from a single +3.3V (typ) power supply. Both devices are available in an industry-standard 3.5mm x 5.5mm, 28-pin TQFN package. They operate over the -40NC to +85NC extended temperature range. Applications Desktop PCs Features S Single +3.3V Power-Supply Voltage S Supports PCIe Gen I, Gen II, and Gen III Data Rates S Supports Up To and Including 6.0Gbps SAS/SATA Signals S Supports Other High-Speed Interfaces (e.g., XAUI) S Superior Bandwidth Return Loss S Small, 3.5mm x 5.5mm, 28-Pin TQFN Package Ordering Information PART TEMP RANGE PIN-PACKAGE MAX4888BETI+ -40NC to +85NC 28 TQFN-EP* MAX4888CETI+ -40NC to +85NC 28 TQFN-EP* +Denotes a lead(Pb)-free/RoHS-compliant package. *EP = Exposed pad. Notebook PCs Servers Typical Operating Circuit CONNECTION SELECT VCC PCIe HOST AOUTA+ AOUTABOUTA+ BOUTA- MAX4888C SAS HOST AOUTB+ AOUTBBOUTB+ BOUTB- VCC SEL SEL SELB SELB AIN+ AINBIN+ BIN- AIN+ AINBIN+ BIN- GND AOUTA+ AOUTABOUTA+ BOUTA- PCIe DEVICE AOUTB+ AOUTBBOUTB+ BOUTB- SAS DEVICE MAX4888C GND NOTE: CAPACITIVE COUPLING WAS OMITTED TO SIMPLIFY ILLUSTRATION. PCI Express is a registered trademark of PCI-SIG Corp. ________________________________________________________________ Maxim Integrated Products   1 For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com. MAX4888B/MAX4888C General Description MAX4888B/MAX4888C Up to 8.0Gbps Dual Passive Switches ABSOLUTE MAXIMUM RATINGS (All voltages referenced to GND, unless otherwise noted.) VCC. .........................................................................-0.3V to +4V SEL, SELB, AIN+, AIN-, BIN+, BIN-, AOUTA+, AOUTA-, AOUTB+, AOUTB-, BOUTA+, BOUTA-, BOUTB+, BOUTB- (Note 1)... -0.3V to (VCC + 0.3V) Continuous Current (AIN_ to AOUTA_/AOUTB_, BIN_ to BOUTA_/BOUTB_)........................................... Q15mA Peak Current (AIN_ to AOUTA_/AOUTB_, BIN_ to BOUTA_/BOUTB_) (pulsed at 1ms, 10% duty cycle)................................. Q70mA Continuous Current (SEL, SELB)..................................... Q10mA Peak Current (SEL, SELB) (pulsed at 1ms, 10% duty cycle)................................. Q10mA Continuous Power Dissipation (TA = +70NC) TQFN (derate 28.6mW/NC above +70NC)..................2286mW Operating Temperature Range........................... -40NC to +85NC Junction Temperature......................................................+150NC Storage Temperature Range............................. -65NC to +150NC Lead Temperature (soldering, 10s).................................+300NC Soldering Temperature (reflow).......................................+260NC Note 1: Signals on SEL, SELB, AIN_, BIN _, AOUTA_, AOUTB_, BOUTA_, and BOUTB_ exceeding VCC or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating. PACKAGE THERMAL CHARACTERISTICS (Note 2) TQFN Junction-to-Ambient Thermal Resistance (qJA)...........35°C/W Junction-to-Case Thermal Resistance (qJC)..................2°C/W Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. ELECTRICAL CHARACTERISTICS (VCC = 3.3V Q10%, TA = -40NC to +85NC, unless otherwise noted. Typical values are at VCC = 3.3V, TA = +25NC, unless otherwise noted.) (Note 3) PARAMETER SYMBOL CONDITIONS MIN VINPUT AIN_, BIN_, AOUTA_, BOUTA_, AOUTB_, BOUTB_ -0.3 TYP MAX UNITS VCC 1.8 V DC PERFORMANCE Analog-Signal Range RON VCC = +3.0V, IAIN_ = IBIN_ = 15mA, V_OUTA_ = V_OUTB_ = 0V, 1.2V 6.4 8.4 I DRON VCC = +3.0V, IAIN_ = IBIN_ = 15mA, V_OUTA_ = V_OUTB_ = 0V (Note 4) 0.2 1.5 I VCC = +3.0V, IAIN_ = IBIN_ = 15mA, V_OUTA_ = V_OUTB_ = 0V, 1.2V (Note 5) 0.3 1 I -1 +1 FA VCC = +3.6V , VAIN_ = VBIN_ = 0V, 1.2V; V_OUTA_ or V_OUTB_ = VAIN_ = VBIN_ or unconnected (MAX4888B) -1 +1 FA Output Short-Circuit Current All other ports are unconnected (MAX4888C) 5 15 FA Output Open-Circuit Voltage All other ports are unconnected (MAX4888C) 0.2 0.9 V On-Resistance On-Resistance Match Between Channels On-Resistance Flatness _OUTA_ or _OUTB_ Off-Leakage Current AIN_, BIN_ On-Leakage Current 2 RFLAT(ON) VCC = +3.6V, VAIN_ = VBIN_ = 0V, 1.2V; I_OUTA_(OFF), V_OUTA_ or V_OUTB_ = 1.2V, 0V I_OUTB_(OFF) (MAX4888B) IAIN_(ON), IBIN_(ON) 0.6 Up to 8.0Gbps Dual Passive Switches (VCC = 3.3V Q10%, TA = -40NC to +85NC, unless otherwise noted. Typical values are at VCC = 3.3V, TA = +25NC, unless otherwise noted.) (Note 3) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS AC PERFORMANCE Switch Turn-On Time tON_SEL ZS = ZL = 50I 65 ns Switch Turn-Off Time tOFF_SEL ZS = ZL = 50I, Figure 1, measured at 500MHz 7 ns Propagation Delay tPD ZS = ZL = 50I, Figure 2, measured at 500MHz 43 ps Output Skew Between Pairs tSK1 ZS = ZL = 50I, Figure 2, measured at 500MHz 8 ps Output Skew Between Same Pair tSK2 ZS = ZL = 50I, Figure2 10 ps Differential Return Loss (Note 6) Differential Insertion Loss Bandwidth Differential Crosstalk (Note 6) Differential Off-Isolation (Note 6) SDD11 SDD21 0Hz < f P 2.8GHz -14 2.8GHz < f P 5.0GHz -8 5.0GHz < f P 8.0GHz -5 f > 8.0GHz -1 Table 1 dB SDD12/SDD21 SDDCTK SDD21_OFF dB 8 0Hz < f P 2.5GHz -30 2.5GHz < f P 5.0GHz -25 5.0GHz < f P 8.0GHz -35 f > 8.0GHz -35 0Hz < f P 2.5GHz -15 2.5GHz < f P 5.0GHz -12 5.0GHz < f P 8.0GHz -12 f > 8.0GHz -12 GHz dB dB CONTROL INPUT Input Logic-High VIH Input Logic-Low VIL Input Logic Hysteresis 1.4 V 0.6 VHYST 130 V mV POWER SUPPLY Power-Supply Range VCC VCC Supply Current ICC 3.0 3.6 V 1 mA Note 3: All units are 100% production tested at TA = +85NC. Limits over the operating temperature range are guaranteed by design and characterization and are not production tested. Note 4: DRON = RON(MAX) - RON(MIN). Note 5: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog-signal range. Note 6: Guaranteed by design; not production tested. 3 MAX4888B/MAX4888C ELECTRICAL CHARACTERISTICS (continued) MAX4888B/MAX4888C Up to 8.0Gbps Dual Passive Switches Test Circuits/Timing Diagrams SOURCE LOAD MAX4888B MAX4888C ZS VOUT Σ ZL SEL 50% SEL 50% 90% VOUT 10% tON_SEL tOFF_SEL THE FREQUENCY OF THE SIGNAL SHOULD BE ABOVE THE HIGHPASS FILTER CORNER OF THE COUPLING CAPACITORS. Figure 1. Switching Time Table 1. Insertion Loss Mask 4 FREQUENCY RANGE (GHz) MAXIMUM INSERTION LOSS (dB) 0 to 2.5 1/3 x fGHZ + 17/30 2.5 to 5 2/5 x fGHZ - 2/5 5 to 8 18/5 x fGHZ - 4/15 Greater than 8 2 x fGHZ - 12 Up to 8.0Gbps Dual Passive Switches SOURCE LOAD MAX4888B MAX4888C VS+ Σ VS- VSC+ VCALp - VCALn VOUTp ZS VOUTn ZL Σ ZS CALIBRATION VCALp ZS TRACES VCALn ZL Σ ZL 50% 50% 50% VOUTp - VOUTn 50% tPDr VOUTp VOUTn ZL SEL Σ VSC- ZS tPD = max (tPDr, tPDf) tPDf VCM VCM VCM VCM tSKEW = max (tSK1, tSK2) tSK1 tSK2 AFTER ELIMINATING SOURCE AND CABLE SKEWS. Figure 2. Propagation Delay and Output Skew 5 MAX4888B/MAX4888C Test Circuits/Timing Diagrams (continued) Typical Operating Characteristics (VCC = 3.3V, TA = +25NC, unless otherwise noted.) 6.5 6.0 VCC = 3.3V 5.0 4 4.5 3 TA = +25°C 300 TA = -40°C 0.3 0.6 0.9 1.2 1.5 100 0 0.3 0.6 0.9 1.2 -40 1.5 -15 10 35 60 80 70 tON_SEL 60 50 40 30 tOFF_SEL 20 0.9 0 DIFFERENTIAL RETURN LOSS (dB) MAX4888B/C toc05 90 TURN-ON/OFF TIME (ns) MAX4888B/C toc04 1.0 100 3.3 3.4 3.5 3.6 -20 -30 -40 -50 -60 MAX4888B -80 0 3.2 MASK -10 -70 10 0.8 3.0 3.1 3.2 3.3 3.4 3.5 0 3.6 2 4 MAX4888C 6 8 VCC (V) VCC (V) FREQUENCY (GHz) DIFFERENTIAL INSERTION LOSS vs. FREQUENCY DIFFERENTIAL OFF-ISOLATION vs. FREQUENCY DIFFERENTIAL CROSSTALK vs. FREQUENCY MASK -8 -10 -12 -14 -16 MAX4888B 2 4 MAX4888C 6 FREQUENCY (GHz) 8 10 -10 -20 -30 -40 -50 -60 0 -10 DIFFERENTIAL CROSSTALK (dB) -6 MAX4888B/C toc08 -4 0 DIFFERENTIAL OFF-ISOLATION (dB) MAX4888B/C toc07 0 -2 85 MAX4888B/C toc06 DIFFERENTIAL RETURN LOSS vs. FREQUENCY 1.1 0 VCC = 3.0V TURN-ON/OFF TIME vs. SUPPLY VOLTAGE VIL -20 VCC = 3.3V LOGIC THRESHOLD vs. SUPPLY VOLTAGE 1.2 -18 VCC = 3.6V TEMPERATURE (°C) 1.3 3.1 VCC = 3.0V 200 V_IN_ (V) VIH 3.0 VCC = 3.3V 250 V_IN_ (V) 1.5 1.4 1.8 MAX4888C VCC = 3.6V 150 2 0 LOGIC THRESHOLD (V) 6 5 VCC = 3.6V 4.0 6 7 MAX4888B -20 -30 -40 -50 -60 -70 -80 -70 -90 -80 -100 0 2 4 6 FREQUENCY (GHz) 8 10 10 MAX4888B/C toc09 5.5 TA = +85°C 8 350 SUPPLY CURRENT (µA) VCC = 3.0V RON (Ω) RON (Ω) 7.0 9 MAX4888B/C toc02 MAX4888B/C toc01 7.5 SUPPLY CURRENT vs. TEMPERATURE ON-RESISTANCE vs. V_IN_ 10 MAX4888B/C toc03 ON-RESISTANCE vs. V_IN_ 8.0 DIFFERENTIAL INSERTION LOSS (dB) MAX4888B/MAX4888C Up to 8.0Gbps Dual Passive Switches 0 2 4 6 FREQUENCY (GHz) 8 10 Up to 8.0Gbps Dual Passive Switches SELB GND BOUTA- BOUTA+ VCC GND AOUTA- AOUTA+ SEL GND TOP VIEW 24 23 22 21 20 19 18 17 16 15 14 VCC VCC 25 GND 26 13 GND MAX4888B MAX4888C VCC 27 GND 28 12 VCC 11 GND *EP AOUTB+ 7 8 9 10 GND AIN- 6 BOUTB- GND 5 BOUTB+ 4 BIN- 3 BIN+ 2 AOUTB- 1 AIN+ + TQFN *CONNECT EXPOSED PAD TO GND. Pin Description PIN NAME FUNCTION 1, 10, 11, 13, 16, 20, 23, 26, 28 GND Ground 2 AIN+ Analog Switch 1, Common Positive Terminal 3 AIN- Analog Switch 1, Common Negative Terminal 4 AOUTB+ Analog Switch 1, Normally Open Positive Terminal 5 AOUTB- Analog Switch 1, Normally Open Negative Terminal 6 BIN+ Analog Switch 2, Common Positive Terminal 7 BIN- Analog Switch 2, Common Negative Terminal 8 BOUTB+ Analog Switch 2, Normally Open Positive Terminal Analog Switch 2, Normally Open Negative Terminal 9 BOUTB- 12, 14, 19, 25, 27 VCC Positive Supply-Voltage Input. Connect VCC to a 3.0V to 3.6V supply voltage. Bypass VCC to GND with a 0.1FF ceramic capacitor placed as close as possible to the device. See the Board Layout section. 15 SELB Control Signal Input. SELB has a 70kI (typ) pullup resistor to VCC. If SELB is not in use, leave unconnected. 17 BOUTA- Analog Switch 2, Normally Closed Negative Terminal 18 BOUTA+ Analog Switch 2, Normally Closed Positive Terminal 21 AOUTA- Analog Switch 1, Normally Closed Negative Terminal 22 AOUTA+ Analog Switch 1, Normally Closed Positive Terminal 24 SEL Control Signal Input. SEL has a 70kI (typ) pulldown resistor to GND. — EP Exposed Pad. Connect EP to GND. 7 MAX4888B/MAX4888C Pin Configuration Up to 8.0Gbps Dual Passive Switches MAX4888B/MAX4888C Functional Diagram/Truth Table VCC VCC MAX4888B MAX4888C AIN+ AOUTA+ AIN+ AOUTA+ AIN- AOUTA- AIN- AOUTA- AOUTB+ AOUTB+ AOUTB- AOUTB- BIN+ BOUTA+ BIN+ BOUTA+ BIN- BOUTA- BIN- BOUTA- BOUTB+ BOUTB- VCC SELB SEL CONTROL GND 8 BOUTB+ AIN_, BIN_ AIN_, BIN_ TO AOUTA_, TO AOUTB_, BOUTA_ BOUTB_ SEL SELB 0 (DEFAULT) 0 OFF 1 0 OFF ON ON OFF OFF ON 0 (DEFAULT) 1 (DEFAULT) 1 BOUTB- VCC 1 (DEFAULT) SELB SEL CONTROL ON GND Up to 8.0Gbps Dual Passive Switches These devices are fully specified to operate from a single 3.0V to 3.6V power supply. Applications Information High-Speed Switching The devices’ primary applications are aimed at sharing resources. For example, a single lane of PCIe or SAS can be shared between a single host and two devices. This could be used for redundancy or to share resources such as a physical lane or route a lane between one host and two devices or two hosts and one device. Board Layout High-speed switches require proper layout and design procedures for optimum performance. Keep controlled impedance PCB traces as short as possible or follow impedance layouts per the PCIe specification. Ensure that power-supply bypass capacitors are placed as close as possible to the device. Multiple bypass capacitors are recommended. Connect all grounds and the exposed pad to a large ground plane. Chip Information Digital Control Input (SEL, SELB) The devices provide dual digital control inputs (SEL, SELB) to select the signal path between the AIN_, BIN_ and AOUTA_, BOUTA_ or AOUTB_, BOUTB_ channels. In most cases SEL is chosen and SELB is unconnected. The truth table for the devices is depicted in the Functional Diagram/Truth Table. SEL has a 70kI (typ) pulldown resistor to GND and SELB has a 70kI (typ) pullup resistor to VCC. Analog-Signal Levels The devices accept signals from -0.3V to (VCC - 1.8V). Signals on the AIN+ and BIN+ channels are routed to either the AOUTA+, BOUTA+ or AOUTB+, BOUTB+ channels. Signals on the AIN- and BIN- channels are routed to either the AOUTA-, BOUTA- or AOUTB-, BOUTBchannels. The devices are bidirectional switches, allowing AIN_, BIN_ and AOUTA_, BOUTA_, AOUTB_, and BOUTB_ to be used as either inputs or outputs. PROCESS: CMOS Package Information For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status. PACKAGE TYPE PACKAGE CODE OUTLINE NO. LAND PATTERN NO. 28 TQFN-EP T283555+1 21-0184 90-0123 9 MAX4888B/MAX4888C Detailed Description The MAX4888B high-speed passive switch routes highspeed differential signals such as PCIe, SAS, SATA, and XAUI from one source to two possible destinations or vice versa. The MAX4888B is ideal for routing PCIe signals to change the system configuration. The MAX4888C features a 10FA (typ) source current and a 60kI (typ) internal biasing resistor to GND at the AOUTA_, BOUTA_, AOUTB_, and BOUTB_ terminals. The MAX4888C is ideal for circuits that are capacitively coupled at both the output and input. These devices are protocol independent and can be used to switch two different protocol signals over the same physical lane. They feature dual digital control inputs (SEL, SELB) to switch signal paths. SEL has a 70kI (typ) pulldown resistor to GND and SELB has a 70kI (typ) pullup resistor to VCC. MAX4888B/MAX4888C Up to 8.0Gbps Dual Passive Switches Revision History REVISION NUMBER REVISION DATE 0 12/10 DESCRIPTION Initial release PAGES CHANGED — Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 10 ©  2010 Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 Maxim Integrated Products Maxim is a registered trademark of Maxim Integrated Products, Inc.
MAX4888BGTI+T 价格&库存

很抱歉,暂时无法提供与“MAX4888BGTI+T”相匹配的价格&库存,您可以联系我们找货

免费人工找货