0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
FODM8061_10

FODM8061_10

  • 厂商:

    FAIRCHILD(仙童半导体)

  • 封装:

  • 描述:

    FODM8061_10 - High Noise Immunity, 3.3V/5V, 10Mbit/sec Logic Gate Output (Open Collector) Optocouple...

  • 数据手册
  • 价格&库存
FODM8061_10 数据手册
FODM8061 — High Noise Immunity, 3.3V/5V, 10Mbit/sec Logic Gate Output (Open Collector) Optocoupler May 2010 FODM8061 High Noise Immunity, 3.3V/5V, 10Mbit/sec Logic Gate Output (Open Collector) Optocoupler Features ■ High Noise Immunity characterized by common mode Description The FODM8061 is a 3.3V/5V high-speed logic gate output (open collector) optocoupler, which supports isolated communications allowing digital signals to communicate between systems without conducting ground loops or hazardous voltages. It utilizes Fairchild’s patented coplanar packaging technology, Optoplanar®, and optimized IC design to achieve high noise immunity, characterized by high common mode transient immunity specifications. This optocoupler consists of an AlGaAS LED at the input, optically coupled to a high speed integrated photodetector logic gate. The output of the detector IC is an open collector schottky-clamped transistor. The coupled parameters are guaranteed over the wide temperature range of -40°C to +110°C. A maximum input signal of 5mA will provide a minimum output sink current of 13mA (fan out of 8). transient immunity (CMTi) – 20kV/µs Minimum CMTi ■ High Speed – 10Mbit/sec Date Rate (NRZ) – 80ns max. Propagation Delay – 25ns max. Pulse Width Distortion – 40ns max. Propagation Delay Skew ■ 3.3V LVTTL/LVCMOS Compatibility ■ Specifications guaranteed over 3V to 5.5V supply voltage and -40°C to +110°C temperature range ■ Safety and regulatory approvals – UL1577, 3750 VACRMS for 1 min. – IEC60747-5-2 (pending approval) Applications ■ Microprocessor system interface ■ ■ ■ ■ ■ Related Resources ■ www.fairchildsemi.com/products/opto/ ■ www.fairchildsemi.com/pf/FO/FODM611.html ■ www.fairchildsemi.com/pf/FO/FODM8071.html – SPI, Industrial fieldbus communications – DeviceNet, CAN, RS485 Programmable logic control Isolated data acquisition system Voltage level translator Isolating MOSFET/IGBT gate drivers I2C Functional Schematic Truth Table ANODE 1 6 VCC LED Off On Output High Low 5 VO CATHODE 3 4 GND ©2009 Fairchild Semiconductor Corporation FODM8061 Rev. 1.0.3 www.fairchildsemi.com FODM8061 — High Noise Immunity, 3.3V/5V, 10Mbit/sec Logic Gate Output (Open Collector) Optocoupler Pin Definitions Number 1 3 4 5 6 Name ANODE CATHODE GND VO VCC Anode Cathode Output Ground Output Voltage Output Supply Voltage Function Description Safety and Insulation Ratings for Mini-Flat Package (SO5 Pin) As per IEC60747-5-2 (Pending Certification). This optocoupler is suitable for “safe electrical insulation” only within the safety limit data. Compliance with the safety ratings shall be ensured by means of protective circuits. Symbol Parameter Installation Classifications per DIN VDE 0110/1.89 Table 1 For rated main voltage < 150Vrms For rated main voltage < 300Vrms Climatic Classification Pollution Degree (DIN VDE 0110/1.89) Min. Typ. I-IV I-III 40/110/21 2 Max. Unit CTI VPR Comparative Tracking Index Input to Output Test Voltage, Method b, VIORM x 1.875 = VPR, 100% Production Test with tm = 1 sec, Partial Discharge < 5 pC Input to Output Test Voltage, Method a, VIORM x 1.5 = VPR, Type and Sample Test with tm = 60 sec, Partial Discharge < 5 pC Max Working Insulation Voltage Highest Allowable Over Voltage External Creepage External Clearance Insulation thickness 175 1060 VPR 848 VIORM VIOTM 565 4000 5.0 5.0 0.5 150 109 Vpeak Vpeak mm mm mm °C Ω TCase RIO Safety Limit Values, Maximum Values allowed in the event of a failure, Case Temperature Insulation Resistance at TS, VIO = 500V ©2009 Fairchild Semiconductor Corporation FODM8061 Rev. 1.0.3 www.fairchildsemi.com 2 FODM8061 — High Noise Immunity, 3.3V/5V, 10Mbit/sec Logic Gate Output (Open Collector) Optocoupler Absolute Maximum Ratings (TA=25ºC unless otherwise specified) Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Symbol TSTG TOPR TJ TSOL IF VR VCC VO IO PDI PDO Parameter Storage Temperature Operating Temperature Junction Temperature Lead Solder Temperature (Refer to Reflow Temperature Profile) Forward Current Reverse Voltage Supply Voltage Output Voltage Average Output Current Input Power Dissipation(1)(2) Output Power Dissipation(1)(2) Value -40 to +125 -40 to +110 -40 to +125 260 for 10sec 50 5.0 0 to 7.0 -0.5 to VCC+0.5 50 100 85 Units ºC ºC ºC ºC mA V V V mA mW mW Recommended Operating Conditions The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings. Symbol TA VCC, VDD VFL IFH IFL N RL Parameter Ambient Operating Temperature Supply Voltages(3) Logic Low Input Voltage Logic High Input Current(4) Logic Low Input Current Fan Out (at RL = 1kΩ) Output Pull-up Resistor Min. -40 3.0 0 6.3 Max. +110 5.5 0.8 15 250 5 Unit ºC V V mA µA TTL Loads Ω 330 4k Isolation Characteristics (TA=25ºC) Symbol VISO RISO CISO Parameter Input-Output Isolation Voltage Isolation Resistance Isolation Capacitance Test Conditions freq= 60Hz, t = 1.0min, II-O ≤ 10µA(5)(6) VI-O = 500V(5) VI-O = 0V, freq=1.0MHz(5) Min. 3750 Typ. Max. Units VacRMS 1012 0.6 Ω pF Notes: 1. No derate required to 110ºC. 2. Functional operation under these conditions is not implied. Permanent damage may occur if the device is subjected to conditions outside these ratings. 3. 0.1µF bypass capacitor must be connected between pins 4 and 6. 4. Recommended IFH is 9.3mA for operation above TA =100ºC. 5. Device is considered a two terminal device: Pins 1 and 3 are shorted, and Pins 4, 5, and 6 are shorted together. 6. 3,750 VACRMS for 1 minute duration is equivalent to 4,500 VACRMS for 1 second duration. ©2009 Fairchild Semiconductor Corporation FODM8061 Rev. 1.0.3 www.fairchildsemi.com 3 FODM8061 — High Noise Immunity, 3.3V/5V, 10Mbit/sec Logic Gate Output (Open Collector) Optocoupler Electrical Characteristics (Apply over all recommended conditions) (TA = -40ºC to +110ºC, 3.0V ≤ VCC ≤ 5.5V), unless otherwise specified. Typical value is measured at TA = 25ºC and VCC = 3.3V. Symbol VF BVR IFHL Parameter Forward Voltage Input Reverse Breakdown Voltage Threshold Input Current Test Conditions IF = 10mA, Fig. 1 IR = 10µA VO = 0.6V, IOL(sinking) = 13mA, TA < 85ºC, Fig. 2 TA = 85ºC to 110 ºC Min. 1.05 5.0 Typ. 1.45 Max. 1.8 Units V V INPUT CHARACTERISTICS 3.4 4.2 5.0 7.5 mA OUTPUT CHARACTERISTICS VOL IOH ICCL Logic LOW Output Voltage Logic HIGH Output Current IF = rated IFHL, IOL(sinking) = 13mA, Fig.3 IF = 250µA, VO = 3.3V, Fig. 4 IF = 250µA, VO = 5.0V, Fig. 4 Logic LOW Output Supply Current IF = 10mA, VCC = 3.3V, Fig. 5, 7 IF = 10mA, VCC = 5.0V, Fig. 5, 7 ICCH Logic HIGH Output Supply Current IF = 0mA, VCC = 3.3V, Fig. 6, 7 IF = 0mA, VCC = 5.0V, Fig. 6, 7 0.4 8.0 2.1 6.0 7.5 4.0 6.0 0.6 50.0 30.0 8.5 10.0 7.0 9.0 V µA µA mA mA mA mA Switching Characteristics (Apply over all recommended conditions) (TA = -40ºC to +110ºC, 3.0V ≤ VCC ≤ 5.5V, IF = 7.5mA), unless otherwise specified. Typical value is measured at TA = 25ºC and VCC = 3.3V Symbol Date Rate tPHL tPLH PWD tPSK tR tF |CMH| |CML| Parameter Test Conditions RL = 350Ω Min. Typ. 43 50 7 Max. 10 80 80 25 40 Units Mbps ns ns ns ns ns ns kV/µs kV/µs Propagation Delay Time to Logic RL = 350Ω, CL = 15pF, Low Output Fig. 8 and 11 Propagation Delay Time to Logic RL = 350Ω, CL = 15pF, High Output Fig. 8 and 11 Pulse Width Distortion, | tPHL - tPLH| Propagation Delay Skew RL = 350Ω, CL = 15pF, Fig. 9 RL = 350Ω, CL = 15pF(7) Output Rise Time, (10% to 90%) RL = 350Ω, CL = 15pF, Fig. 10 and 11 Output Fall Time, (90% to 10%) Common Mode Transient Immunity at Output High Common Mode Transient Immunity at Output Low RL = 350Ω, CL = 15pF, Fig. 10 and 11 IF = 0mA, VO > 0.8 x VCC, VCM = 1000V(8), Fig. 12 IF = 7.5mA, VO < 0.8V, VCM = 1000V(8), Fig. 12 20 20 20 10 40 40 Notes 7. tPSK is equal to the magnitude of the worst case difference in tPHL and/or tPLH that will be seen between any two units from the same manufacturing date code that are operated at same case temperature (±5°C), at same operating conditions, with equal loads (RL = 350Ω and CL = 15pF), and with an input rise time less than 5ns. 8. Common mode transient immunity at output high is the maximum tolerable positive dVcm/dt on the leading edge of the common mode impulse signal, Vcm, to assure that the output will remain high. Common mode transient immunity at output low is the maximum tolerable negative dVcm/dt on the trailing edge of the common pulse signal, Vcm, to assure that the output will remain low. ©2009 Fairchild Semiconductor Corporation FODM8061 Rev. 1.0.3 www.fairchildsemi.com 4 FODM8061 — High Noise Immunity, 3.3V/5V, 10Mbit/sec Logic Gate Output (Open Collector) Optocoupler Typical Performance Curves Fig. 1 Input LED Current vs Forward Voltage 100 IFHT – THRESHOLD INPUT CURRENT (mA) Fig. 2 Threshold Input Current vs Ambient Temperature 6 IOL = 13mA IF – INPUT LED CURRENT (mA) 10 5 TA = 110°C 1 TA = -40°C TA = 25°C 0.1 4 VCC = 5.0V VCC = 3.3V 3 0.01 2 0.001 0.6 0.8 1.0 1.2 1.4 1.6 VF – FORWARD VOLTAGE (V) 1.8 2.0 1 -40 -20 0 20 40 60 80 TA – AMBIENT TEMPERATURE (°C) 100 120 Fig. 3 Low Level Output Voltage vs. Ambient Temperature 0.60 VOL – LOW LEVEL OUTPUT VOLTAGE (V) IOH – LOGIC HIGH OUTPUT CURRENT (µA) IOL = 13mA IF = 5mA Fig. 4 Logic High Output Current vs Ambient Temperature 20 IF = 250µA VO = 3.3V 0.55 15 0.50 VCC = 3.3V 0.45 VCC = 5.0V 0.40 10 5 VCC = 3.3V VCC = 5.0V 0.35 -40 -20 0 20 40 60 80 TA – AMBIENT TEMPERATURE (°C) 100 120 0 -40 -20 0 20 40 60 80 TA – AMBIENT TEMPERATURE (°C) 100 120 10 IF = 10mA 9 8 7 6 5 4 3 2 -40 VCC = 3.3V VCC = 5.0V ICCH – TYPICAL LOGIC HIGH OUTPUT SUPPLY CURRENT (mA) ICCL – TYPICAL LOGIC LOW OUTPUT SUPPLY CURRENT (mA) Fig. 5 Typical Logic Low Output Supply Current vs. Ambient Temperature Fig. 6 Typical Logic High Output Supply Current vs. Ambient Temperature 10 IF = 0mA 8 6 VCC = 5.0V 4 VCC = 3.3V 2 -20 0 20 40 60 80 TA – AMBIENT TEMPERATURE (°C) 100 120 0 -40 -20 0 20 40 60 80 TA – AMBIENT TEMPERATURE (°C) 100 120 ©2009 Fairchild Semiconductor Corporation FODM8061 Rev. 1.0.3 www.fairchildsemi.com 5 FODM8061 — High Noise Immunity, 3.3V/5V, 10Mbit/sec Logic Gate Output (Open Collector) Optocoupler Typical Performance Curves (Continued) ICC – TYPICAL LOGIC OUTPUT SUPPLY CURRENT (mA) Fig. 7 Typical Logic Output Supply Current vs. Output Supply Voltage 10 IF = 0mA (for ICCH), 10mA (for ICCL) TA = 25°C 8 Fig. 8 Typical Propagation Delay vs. Ambient Temperature 10 Frequency = 5MHz Duty Cycle = 50% IF = 7.5mA 8 RL = 350Ω 6 tP – PROPAGATION DELAY (ns) ICCL 6 tPLH @ VCC = 3.3V 4 tPHL @ VCC = 3.3V 2 tPLH @ VCC = 5.0V tPHL @ VCC = 5.0V 4 ICCH 2 0 3.0 3.5 4.0 4.5 5.0 5.5 0 -40 -20 VCC – OUTPUT SUPPLY VOLTAGE (V) 0 20 40 60 80 TA – AMBIENT TEMPERATURE (°C) 100 120 Fig. 9 Typical Pulse Width Distortion vs. Ambient Temperature ( | tPHL – tPLH | ) – PULSE WIDTH DISTORTION (ns) 10 Frequency = 5MHz Duty Cycle = 50% IF = 7.5mA 8 RL = 350Ω Fig. 10 Typical Rise and Fall Time vs. Ambient Temperature 40 Frequency = 5MHz Duty Cycle = 50% IF = 7.5mA RL = 350Ω 30 tR @ VCC = 5.0V VCC = 3.3V 6 tR, tF – RISE, FALL TIME (ns) 20 tR @ VCC = 3.3V 4 tF @ VCC = 3.3V 10 tF @ VCC = 5.0V 2 VCC = 5.0V 0 -40 -20 0 20 40 60 80 TA – AMBIENT TEMPERATURE (°C) 100 120 0 -40 -20 0 20 40 60 80 TA – AMBIENT TEMPERATURE (°C) 100 120 ©2009 Fairchild Semiconductor Corporation FODM8061 Rev. 1.0.3 www.fairchildsemi.com 6 FODM8061 — High Noise Immunity, 3.3V/5V, 10Mbit/sec Logic Gate Output (Open Collector) Optocoupler Schematics Pulse Gen. 5MHz tf = tr = 5ns DC = 50% IF 0.1µF Bypass 350Ω VO Monitoring Node Input Monitoring Mode RM CL (IF = 7.5mA) Input tf Output 50% tr 90% 1.5V 10% VOL tPHL tPLH Figure 11. Test Circuit for Propagation Delay Time, Rise Time and Fall Time IF VCC 0.1µF Bypass SW 350Ω VO Monitoring Node CL RM VCM Pulse Gen VCM 90% 10% 1kV 0V tr tf VOH 0.8 VCC 0.8V VO (IF = 0mA) VO (IF = 7.5mA) VOL Figure 12. Test Circuit for Instantaneous Common Mode Rejection Voltage ©2009 Fairchild Semiconductor Corporation FODM8061 Rev. 1.0.3 www.fairchildsemi.com 7 FODM8061 — High Noise Immunity, 3.3V/5V, 10Mbit/sec Logic Gate Output (Open Collector) Optocoupler Package Dimensions Notes: 1. No standard applies to this package. 2. All dimensions are in millimeters. 3. Dimensions are exclusive of burrs, mold flash, and tie bar extrusion. 4. Drawings filesname and revision: MKT-MFP05A. Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ ©2009 Fairchild Semiconductor Corporation FODM8061 Rev. 1.0.3 www.fairchildsemi.com 8 FODM8061 — High Noise Immunity, 3.3V/5V, 10Mbit/sec Logic Gate Output (Open Collector) Optocoupler Ordering Information Option No Suffix R2 Order Entry Identifier (Example) FODM8061 FODM8061R2 Description Mini-Flat 5-pin, shipped in tubes (100 units per tube) Mini-Flat 5-pin, tape and reel (2,500 units per reel) All packages are lead free per JEDEC: J-STD-020B standard. Marking Information 1 M8061 V 3 4 2 6 X YY M 5 Definitions 1 2 3 4 5 6 Fairchild logo Device number IEC60747-5-2 (VDE marking) One digit year code, e.g., ‘9’ Two digit work week ranging from ‘01’ to ‘53’ Assembly package code ©2009 Fairchild Semiconductor Corporation FODM8061 Rev. 1.0.3 www.fairchildsemi.com 9 FODM8061 — High Noise Immunity, 3.3V/5V, 10Mbit/sec Logic Gate Output (Open Collector) Optocoupler Tape and Reel Dimensions K0 P0 P2 D0 E t A0 W1 B0 F W d P D1 2.54 Pitch Description Tape Width Tape Thickness Sprocket Hole Pitch Sprocket Hole Diameter Sprocket Hole Location Pocket Location Symbol W t P0 D0 E F P2 Pocket Pitch Pocket Dimension P A0 B0 K0 Pocket Hole Diameter Cover Tape Width Cover Tape Thickness Max. Component Rotation or Tilt Devices Per Reel Reel Diameter D1 W1 d Dimensions (mm) 12.00 +0.30 / -0.10 0.30 ±0.05 4.00 ±0.10 1.50 +0.10 / -0.0 1.75 ±0.10 5.50 ±0.10 2.00 ±0.10 8.00 ±0.10 4.40 ±0.10 7.30 ±0.10 2.30 ±0.10 1.50 Min. 9.20 0.065 ±0.010 10° Max. 2500 330mm (13") ©2009 Fairchild Semiconductor Corporation FODM8061 Rev. 1.0.3 www.fairchildsemi.com 10 FODM8061 — High Noise Immunity, 3.3V/5V, 10Mbit/sec Logic Gate Output (Open Collector) Optocoupler Reflow Profile 260 240 TL 220 200 180 160 140 120 100 80 60 40 20 0 TP Max. Ramp-up Rate = 3°C/S Max. Ramp-down Rate = 6°C/S tP Tsmax Preheat Area Tsmin ts tL Temperature (°C) 120 Time 25°C to Peak 240 360 Time (seconds) Profile Feature Temperature Min. (Tsmin) Temperature Max. (Tsmax) Time (tS) from (Tsmin to Tsmax) Ramp-up Rate (tL to tP) Liquidous Temperature (TL) Time (tL) Maintained Above (TL) Peak Body Package Temperature Time (tP) within 5°C of 260°C Ramp-down Rate (TP to TL) Time 25°C to Peak Temperature Pb-Free Assembly Profile 150°C 200°C 60–120 seconds 3°C/second max. 217°C 60–150 seconds 260°C +0°C / –5°C 30 seconds 6°C/second max. 8 minutes max. ©2009 Fairchild Semiconductor Corporation FODM8061 Rev. 1.0.3 www.fairchildsemi.com 11 FODM8061 — High Noise Immunity, 3.3V/5V, 10Mbit/sec Logic Gate Output (Open Collector) Optocoupler TRADEMARKS The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks. AccuPower™ Auto-SPM™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL™ Current Transfer Logic™ DEUXPEED® Dual Cool™ EcoSPARK® n EfficientMax™ ESBC™ ® Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST® FastvCore™ FETBench™ FlashWriter®* FPS™ F-PFS™ FRFET® SM Global Power Resource Green FPS™ Green FPS™ e-Series™ Gmax™ GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ Motion-SPM™ OptoHiT™ OPTOLOGIC® OPTOPLANAR® ® Power-SPM™ PowerTrench® PowerXS™ Programmable Active Droop™ QFET® QS™ Quiet Series™ RapidConfigure™ ™ Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™ SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™ ® * The Power Franchise® TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic® TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TriFault Detect™ TRUECURRENT™* " SerDes™ UHC® Ultra FRFET™ UniFET™ VCX™ VisualMax™ XS™ PDP SPM™ * Trademarks of System General Corporation, used under license by Fairchild Semiconductor. DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD’S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. ANTI-COUNTERFEITING POLICY Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support. Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors. PRODUCT STATUS DEFINITIONS Definition of Terms Datasheet Identification Advance Information Preliminary No Identification Needed Obsolete Product Status Formative / In Design First Production Full Production Not In Production Definition Datasheet contains the design specifications for product development. Specifications may change in any manner without notice. Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design. Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only. Rev. I49 ©2009 Fairchild Semiconductor Corporation FODM8061 Rev. 1.0.3 www.fairchildsemi.com 12
FODM8061_10 价格&库存

很抱歉,暂时无法提供与“FODM8061_10”相匹配的价格&库存,您可以联系我们找货

免费人工找货