IRS2608DSPbF
June 1, 2011
IRS2608DSPbF
HALF-BRIDGE DRIVER
Features
•
Floating channel designed for bootstrap operation Fully operational to +600 V Tolerant to negative transient voltage – dV/dt immune Gate drive supply range from 10 V to 20 V Undervoltage lockout for both channels 3.3 V, 5 V and 15 V input logic compatible Cross-conduction prevention logic Matched propagation delay for both channels High side output in phase with HIN input Low side output out of phase with LIN input Internal 530 ns dead-time Lower di/dt gate driver for better noise immunity Integrated bootstrap diode Suitable for both trapezoidal and sinusoidal motor control RoHS compliant
Packages
• • • • • • • • • • • •
8-Lead SOIC
Applications:
*Air Conditioner
*Micro/Mini Inverter Drives *General Purpose Inverters *Motor Control
Description
The IRS2608D(S) is a high voltage, high speed power MOSFET an IGBT driver with dependent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or 1GBT in the high side configuration which operates up to 600 V.
Typical Connection
www.irf.com
1
IRS2608DSPbF
Qualification Information
†
Qualification Level
Industrial†† Comments: This IC has passed JEDEC’s Industrial qualification. IR’s Consumer qualification level is granted by extension of the higher Industrial level. MSL2, 260°C (per IPC/JEDEC J-STD-020) Class 2 (per JEDEC standard JESD22-A114) Class B (per EIA/JEDEC standard EIA/JESD22-A115) Class I, Level A (per JESD78) Yes
Moisture Sensitivity Level Human Body Model ESD Machine Model IC Latch-Up Test RoHS Compliant
† Qualification standards can be found at International Rectifier’s web site http://www.irf.com/ †† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.
www.irf.com
2
IRS2608DSPbF
Absolute Maximum Ratings
Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.
Symbol
VB VS VHO VCC VLO VIN COM dVS/dt PD RthJA TJ TS TL
Definition
High side floating absolute voltage High side floating supply offset voltage High side floating output voltage Low side and logic fixed supply voltage Low side output voltage Logic input voltage (HIN &LIN) Logic ground Allowable offset supply voltage transient Package power dissipation @ TA ≤ +25°C Thermal resistance, junction to ambient Junction temperature Storage temperature Lead temperature (soldering, 10 seconds)
Min.
-0.3 VB - 2 0 VS - 0.3 -0.3 -0.3 COM -0.3 VCC - 20 — — — — -50 —
Max.
620 VB + 0.3 VB + 0.3 20 VCC + 0.3 VCC + 0.3 VCC + 0.3 50 0.625 200 150 150 300
Units
V
V/ns W °C/W °C
Recommended Operating Conditions
For proper operation the device should be used within the recommended conditions. The VS and COM offset rating are tested with all supplies biased at 15V differential.
Symbol
VB VS VSt VHO VCC VLO VIN TA
Definition
High side floating supply absolute voltage Static High side floating supply offset voltage Transient High side floating supply offset voltage High side floating output voltage Low side and logic fixed supply voltage Low side output voltage Logic input voltage Ambient temperature
Min.
VS +10 COM- 8(Note 1) -50 (Note2) VS 10 0 COM -40
Max.
VS +20 600 600 VB 20 VCC VCC 125
Units
V
°C
Note 1: Logic operational for VS of -8 V to +600 V. Logic state held for VS of -8 V to – VBS. Note 2: Operational for transient negative VS of COM - 50 V with a 50 ns pulse width. Guaranteed by design. Refer to the Application Information section of this datasheet for more details.
www.irf.com
3
IRS2608DSPbF
Dynamic Electrical Characteristics
VBIAS (VCC, VBS) = 15 V, COM = VCC, CL = 1000 pF, TA = 25°C.
Symbol
ton toff MT tr tf DT MT MDT
Definition
Turn-on propagation delay Turn-off propagation delay Delay matching ton - toff Turn-on rise time Turn-off fall time Deadtime: LO turn-off to HO turn-on(DTLO-HO) & HO turn-off to LO turn-on (DTHO-LO) Delay matching time (t ON , t OFF) Deadtime matching = DTLO-HO - DTHO-LO
Min Typ Max Units Test Conditions
120 120 — — — 350 — — 250 250 — 150 50 530 — — 380 380 60 220 80 800 60 60 nsec VS = 0 V VS = 0 V VS = 0 V or 600 V VS = 0 V or 600 V
VIN = 0 V & 5 V Without external deadtime
Static Electrical Characteristics
VBIAS (VCC, VBS) = 15V, and TA = 25°C unless otherwise specified. The VIL, VIH and IIN parameters are referenced to COM and are applicable to the respective input leads: HIN and LIN. The VO, IO and Ron parameters are referenced to COM and are applicable to the respective output leads: HO and LO.
Symbol
VIH VIL VOH VOL ILK IQBS IQCC IIN+ IINVCCUV+ VBSUV+ VCCUVVBSUVVCCUVH VBSUVH IO+ IORbs
Definition
Min Typ Max Units Test Conditions
— — 0.8 0.3 — 45 2.2 — 1.4 0.6 50 70 A VB = VS = 600 V VIN = 0 V or 4 V VIN = 0 V or 4 V VIN = 4 V VIN = 0 V V IO = 20 mA
Logic “1” input voltage for HIN & logic “0” for LIN — Logic “0” input voltage for HIN & logic “1” for LIN 0.8 High level output voltage, VBIAS - VO Low level output voltage, VO Offset supply leakage current Quiescent VBS supply current Quiescent VCC supply current Logic “1” input bias current Logic “0” input bias current VCC and VBS supply undervoltage positive going threshold VCC and VBS supply undervoltage negative going threshold Hysteresis Output high short circuit pulsed current Output low short circuit pulsed current Bootstrap resistance — — — —
1000 1700 3000 — — 8.0 7.4 — 120 250 — 15 10 8.9 8.2 0.7 200 350 200 30 20 9.8 9.0 — —
V
mA — — Ohm
VO = 0 V, PW ≤ 10 us VO = 15 V, PW ≤ 10 us
www.irf.com
4
IRS2608DSPbF
Functional Block Diagrams
www.irf.com
5
IRS2608DSPbF
Lead Definitions
Symbol
HIN LIN VB HO VS VCC LO COM
Description
Logic input for high side gate driver output (HO), in phase Logic input for low side driver output (LO), out of phase High side floating supply High side gate drive output High side floating supply return Low side and logic fixed supply Low side gate drive output Low side return
Lead Assignments
1 2 3 4
VCC HIN
LIN
VB HO VS LO
8 7 6 5
COM
8 Lead SOIC
IRS2608DS
www.irf.com
6
IRS2608DSPbF
Application Information and Additional Details
Informations regarding the following topics are included as subsections within this section of the datasheet. • • • • • • • • • • • • IGBT/MOSFET Gate Drive Switching and Timing Relationships Deadtime Matched Propagation Delays Input Logic Compatibility Undervoltage Lockout Protection Shoot-Through Protection Integrated Bootstrap Functionality Negative VS Transient SOA PCB Layout Tips Integrated Bootstrap FET limitation Additional Documentation
IGBT/MOSFET Gate Drive The IRS2608D HVICs are designed to drive MOSFET or IGBT power devices. Figures 1 and 2 illustrate several parameters associated with the gate drive functionality of the HVIC. The output current of the HVIC, used to drive the gate of the power switch, is defined as IO. The voltage that drives the gate of the external power switch is defined as VHO for the high-side power switch and VLO for the low-side power switch; this parameter is sometimes generically called VOUT and in this case does not differentiate between the high-side or low-side output voltage.
VB (or VCC)
VB (or VCC)
IO+
HO (or LO) + HO (or LO)
VHO (or VLO)
VS (or COM) VS (or COM)
IO-
Figure 1: HVIC sourcing current
Figure 2: HVIC sinking current
www.irf.com
7
IRS2608DSPbF
Switching and Timing Relationships The relationships between the input and output signals of the IRS2608D are illustrated below in Figures 3, 4. From these figures, we can see the definitions of several timing parameters (i.e., PW IN, PW OUT, tON, tOFF, tR, and tF) associated with this device.
LIN 50% ton 50% toff 90% 90%
tr
tf
LO
10%
10%
Figure 3: Switching time waveforms
Figure 4: Input/output timing diagram
Deadtime This family of HVICs features integrated deadtime protection circuitry. The deadtime for these ICs is fixed; other ICs within IR’s HVIC portfolio feature programmable deadtime for greater design flexibility. The deadtime feature inserts a time period (a minimum deadtime) in which both the high- and low-side power switches are held off; this is done to ensure that the power switch being turned off has fully turned off before the second power switch is turned on. This minimum deadtime is automatically inserter whenever the external deadtime is shorter than DT; external deadtimes larger than DT are not modified by the gate driver. Figure 5 illustrates the deadtime period and the relationship between the output gate signals. The deadtime circuitry of the IRS2608D is matched with respect to the high- and low-side outputs. Figure 5 defines the two deadtime parameters (i.e., DTLO-HO and DTHO-LO); the deadtime matching parameter (MDT) associated with the IRS2608D specifies the maximum difference between DTLO-HO and DTHO-LO.
Matched Propagation Delays The IRS2608D family of HVICs is designed with propagation delay matching circuitry. With this feature, the IC’s response at the output to a signal at the input requires approximately the same time duration (i.e., tON, tOFF) for both the low-side channels and the high-side channels; the maximum difference is specified by the delay matching parameter (MT). The propagation turn-on delay (tON) of the IRS2608D is matched to the propagation turn-on delay (tOFF).
www.irf.com
8
IRS2608DSPbF
Figure 5: Delay Matching Waveform Definition
Input Logic Compatibility The inputs of this IC are compatible with standard CMOS and TTL outputs. The IRS2608D has been designed to be compatible with 3.3 V and 5 V logic-level signals. The IRS2608D features an integrated 5.2 V Zener clamp on the /LIN. Figure 6 illustrates an input signal to the IRS2608D, its input threshold values, and the logic state of the IC as a result of the input signal.
LIN Input Signal
Input Signal (IRS23364D)
V IH
VIL
Input Logic Level
Input Logic Level
High Low Low
Figure 6: HIN & LIN input thresholds
www.irf.com
9
IRS2608DSPbF
Undervoltage Lockout Protection This family of ICs provides undervoltage lockout protection on both the VCC (logic and low-side circuitry) power supply and the VBS (high-side circuitry) power supply. Figure 7 is used to illustrate this concept; VCC (or VBS) is plotted over time and as the waveform crosses the UVLO threshold (VCCUV+/- or VBSUV+/-) the undervoltage protection is enabled or disabled. Upon power-up, should the VCC voltage fail to reach the VCCUV+ threshold, the IC will not turn-on. Additionally, if the VCC voltage decreases below the VCCUV- threshold during operation, the undervoltage lockout circuitry will recognize a fault condition and shutdown the high- and low-side gate drive outputs, and the FAULT pin will transition to the low state to inform the controller of the fault condition. Upon power-up, should the VBS voltage fail to reach the VBSUV threshold, the IC will not turn-on. Additionally, if the VBS voltage decreases below the VBSUV threshold during operation, the undervoltage lockout circuitry will recognize a fault condition, and shutdown the high-side gate drive outputs of the IC. The UVLO protection ensures that the IC drives the external power devices only when the gate supply voltage is sufficient to fully enhance the power devices. Without this feature, the gates of the external power switch could be driven with a low voltage, resulting in the power switch conducting current while the channel impedance is high; this could result in very high conduction losses within the power device and could lead to power device failure.
Figure 7: UVLO protection
Shoot-Through Protection The IRS2608D high-voltage ICs is equipped with shoot-through protection circuitry (also known as cross-conduction prevention circuitry).
www.irf.com
10
IRS2608DSPbF
Integrated Bootstrap Functionality The IRS2608D embeds an integrated bootstrap FET that allows an alternative drive of the bootstrap supply for a wide range of applications. A bootstrap FET is connected between the floating supply VB and VCC (see Fig. 8).
Vcc
BootFet
Vb
Figure 8: Semplified BootFET connection The bootstrap FET is suitable for most PWM modulation schemes, including trapezoidal control, and can be used either in parallel with the external bootstrap network (diode+ resistor) or as a replacement of it. The use of the integrated bootstrap as a replacement of the external bootstrap network may have some limitations in the following situations: • W hen the motor runs at a very low current (so that the negative phase voltage decay can be longer than 20us) and complementary PWM is not used. • At a very high PWM duty cycle due to the bootstrap FET equivalent resistance (RBS, see page 3). The summary for the bootstrap state follows: • Bootstrap turns-off (immediately) or stays off when at least one of the following conditions are met: 1- HO goes/is high 2- VB goes/is high (> 1.1*VCC) • Bootstrap turns-on when: 1- LO is high (low side is on) AND VB is low (< 1.1(VCC)) 2- LO and HO are low after a LIN transition from H to L (HB output is in tri-state) AND VB goes low ( 0 AND
In the absence of a VCC bias, the integrated bootstrap FET voltage blocking capability is compromised and a current conduction path is created between VCC & VB pins, as illustrated in Fig.22 below, resulting in power loss and possible damage to the HVIC.
www.irf.com
16
IRS2608DSPbF
Figure 22: Current conduction path between VCC and VB pin Relevant Application Situations: The above mentioned bias condition may be encountered under the following situations: • In a motor control application, a permanent magnet motor naturally rotating while VCC power is OFF. In this condition, Back EMF is generated at a motor terminal which causes high voltage bias on VS nodes resulting unwanted current flow to VCC. • Potential situations in other applications where VS/VB node voltage potential increases before the VCC voltage is available (for example due to sequencing delays in SMPS supplying VCC bias) Application Workaround: Insertion of a standard p-n junction diode between VCC pin of IC and positive terminal of VCC capacitors (as illustrated in Fig.23) prevents current conduction “out-of” VCC pin of gate driver IC. It is important not to connect the VCC capacitor directly to pin of IC. Diode selection is based on 25V rating or above & current capability aligned to ICC consumption of IC - 100mA should cover most application situations. As an example, Part number # LL4154 from Diodes Inc (25V/150mA standard diode) can be used.
VCC VCC VCC Capacitor
VB
VSS (or COM)
Figure 23: Diode insertion between VCC pin and VCC capacitor
Note that the forward voltage drop on the diode (VF) must be taken into account when biasing the VCC pin of the IC to meet UVLO requirements. VCC pin Bias = VCC Supply Voltage – VF of Diode.
www.irf.com
17
IRS2608DSPbF
Additional Documentation Several technical documents related to the use of HVICs are available at www.irf.com; use the Site Search function and the document number to quickly locate them. Below is a short list of some of these documents. DT97-3: Managing Transients in Control IC Driven Power Stages AN-1123: Bootstrap Network Analysis: Focusing on the Integrated Bootstrap Functionality DT04-4: Using Monolithic High Voltage Gate Drivers AN-978: HV Floating MOS-Gate Driver ICs
www.irf.com
18
IRS2608DSPbF
Parameters trend in temperature
Figures 24-43 provide information on the experimental performance of the IRS2608D(S) HVIC. The line plotted in each figure is generated from actual lab data. A large number of individual samples from multiple wafer lots were tested at three temperatures (-40 ºC, 25 ºC, and 125 ºC) in order to generate the experimental (Exp.) curve. The line labeled Exp. consist of three data points (one data point at each of the tested temperatures) that have been connected together to illustrate the understood trend. The individual data points on the curve were determined by calculating the averaged experimental value of the parameter (for a given temperature).
Turn-On Propagation Delay (ns) 500 400 300 200 100 0 -50 -25 0 25 50
o
Exp.
Turn-Off Propagation Delay (ns)
500 400 300 200 100 0 -50 -25 0 25 50 75 100 125 Temperature (oC)
Exp.
75
100
125
Temperature ( C)
Fig. 24 Turn-on Propagation Delay vs. Temperature
Turn-On Rise Time (ns)
Turn-Off fall Time (ns)
Fig. 25. Turn-off Propagation Delay vs. Temperature
125 100 75 50
Exp.
250 200 150 100
Exp.
50 0 -50 -25 0 25 50
o
25 0
75
100
125
-50
-25
0
25
50
o
75
100
125
Temperature ( C)
Temperature ( C)
Fig. 26. Turn-on Rise Time vs. Temperature
Fig. 27. Turn-off Rise Time vs. Temperature
www.irf.com
19
IRS2608DSPbF
4
4
VCCUV hysteresis (V)
2
V BSUV hysteresis (V)
3
3 2 1 0
1 0 -50
Exp.
Exp.
-25
0
25
50
o
75
100
125
-50
-25
0
25
50
o
75
100
125
Temperature ( C)
Temperature ( C)
Fig. 28. VCC Supply UV Hysteresis vs. Temperature
10 VCC Quiescent Current (mA) 8 6 4 2 0 -50 -25 0 25 50
o
Exp.
Fig. 29. VBS Supply UV Hysteresis vs. Temperature
100 VBS Quiescent Current ( A) 80 60
Exp.
40 20 0 -50 -25 0 25 50
o
75
100
125
75
100
125
Temperature ( C)
Temperature ( C)
Fig. 30. VCC Quiescent Supply Current vs. Temperature
12
Exp.
Fig. 31 VBS Quiescent Supply Current vs. Temperature
12
VCCUV+ Threshold (V)
VCCUV- Threshold (V)
9 6
9 6
Exp.
3 0 -50 -25 0 25 50
o
3 0
75
100
125
-50
-25
0
25
50
o
75
100
125
Temperature ( C)
Temperature ( C)
Fig. 32. VCCUV+ Threshold vs. Temperature
Fig. 33. VCCUV- Threshold vs. Temperature
www.irf.com
20
IRS2608DSPbF
12
Exp.
12
V BSUV+ Threshold (V)
6
VBSUV- Threshold (V)
9
9 6
Exp.
3 0 -50 -25 0 25 50
o
3 0
75
100
125
-50
-25
0
25
50
o
75
100
125
Temperature ( C)
Temperature ( C)
Fig. 34. VBSUV+ Threshold vs. Temperature
400
Low Level Output Voltage (mV)
Fig. 35 VBSUV- Threshold vs. Temperature
400 High Level Output Voltage (mV)
300 200
EXP.
300 200
Exp.
100 0 -50 -25 0 25 50
o
100 0 -50 -25 0 25 50
o
75
100
125
75
100
125
Temperature ( C)
Temperature ( C)
Fig. 36. Low Level Output Voltage vs. Temperature
Fig. 37. High Level Output Voltage vs. Temperature
8
500 Bootstrap Resistance ( ) 400 300 200
Exp.
LIN VTH+ (V)
6
4
Exp.
100 0 -50 -25 0 25 50
o
2
0 75 100 125 -50 -25 0 25 50
o
75
100
125
Temperature ( C)
Temperature ( C)
Fig. 38. Bootstrap Resistance vs. Temperature
Fig. 39. LIN VTH+ vs. Temperature
www.irf.com
21
IRS2608DSPbF
8
8
6
LIN VTH- (V)
6 HIN VTH+ (V)
Exp.
4
4
Exp.
2 0 -50 -25 0 25 50
o
2 0
75
100
125
-50
-25
0
25
50
o
75
100
125
Temperature ( C)
Temperature ( C)
Fig. 40. LIN VTH- vs. Temperature
Fig. 41. HIN VTH+ vs. Temperature
8
600 500 Tbson_VccTYP(ns) 400 300 200 100 0 -50 -25 0 25 50 75 100 125 -50 -25 0 25 50
o
Exp.
6 HIN VTH- (V) 4
2
Exp.
0 Temperature (oC)
75
100
125
Temperature ( C)
Fig. 42. HIN VTH- vs. Temperature
Fig. 43. Tbson_VCCTYP vs. Temperature
www.irf.com
22
IRS2608DSPbF
Case Outlines
www.irf.com
23
IRS2608DSPbF
Tape and Reel Details: 8L-SOIC
LOADED TAPE FEED DIRECTION
B
A
H
D F C
NOTE : CONTROLLING DIM ENSION IN M M
E G
CARRIER TAPE DIMENSION FOR Metric Code Min Max A 7.90 8.10 B 3.90 4.10 C 11.70 12.30 D 5.45 5.55 E 6.30 6.50 F 5.10 5.30 G 1.50 n/a H 1.50 1.60
8SOICN Imperial Min Max 0.311 0.318 0.153 0.161 0.46 0.484 0.214 0.218 0.248 0.255 0.200 0.208 0.059 n/a 0.059 0.062
F
D C E B A
G
H
REEL DIMENSIONS FOR 8SOICN Metric Code Min Max A 329.60 330.25 B 20.95 21.45 C 12.80 13.20 D 1.95 2.45 E 98.00 102.00 F n/a 18.40 G 14.50 17.10 H 12.40 14.40
Imperial Min Max 12.976 13.001 0.824 0.844 0.503 0.519 0.767 0.096 3.858 4.015 n/a 0.724 0.570 0.673 0.488 0.566
www.irf.com
24
IRS2608DSPbF
ORDER INFORMATION
8-Lead SOIC IRS2608DSPbF 8-Lead SOIC Tape & Reel IRS2608DSTRPbF
The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.
For technical support, please contact IR’s Technical Assistance Center http://www.irf.com/technical-info/
WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105
www.irf.com
25
IRS2608DSPbF
Revision History Revision Date Comments/Changed items 1.5 03-17-08 Added application note to include negative Vs curve 1.6 03-17-08 Added Qualification Information on Page 2, Disclaimer information on Page 25, and updated information on Pages 21-23 1.7 03-21-08 Removed revision letter from JEDEC standards under Qualification Information table. 1.8 04-18-08 Removed “Available in LEAD-FREE” from front page, replaced with “RoHS compliant”, changed latch up level to A, Changed bootstrap turn-on at point 3 from LIN to HIN, added MT parameter into datasheet. 1.9 05-08-08 Added “Suitable for both trapezoidal and sinusoidal motor control” in page 1. 06-18-08 Corrected internal dead time on front page to 530ns instead of 540ns.
www.irf.com
26