MC100E310FNG

MC100E310 5 V ECL Low Voltage 2:8 Differential Fanout Buffer Description The MC100E310 is a low voltage, low skew 2:8 differential ECL fanout buffer designed with clock distribution in mind. The device features fully differential clock paths to minimize both device and system skew. The E310 offers two selectable clock inputs to allow for redundant or test clocks to be incorporated into the system clock trees. The lowest TPD delay time results from terminating only one output pair, and the greatest TPD delay time results from terminating all the output pairs. This shift is about 10ï20 pS in TPD. The skew between any two output pairs within a device is typically about 25 nS. If other output pairs are not terminated, the lowest TPD delay time results from both output pairs and the skew is typically 25 nS. When all outputs are terminated, the greatest TPD (delay time) occurs and all outputs display about the same 10ï20 ps increase in TPD, so the relative skew between any two output pairs remains about 25 ns. For more information on using PECL, designers should refer to ON Semiconductor Application Note AN1406/D. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 mF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open. The 100 Series Contains Temperature Compensation. www.onsemi.com PLCCï28 FN SUFFIX CASE 776ï02 MARKING DIAGRAM* 1 28 MC100E310FNG AWLYYWW Features • • • • • • • • • • • • • • Dual Differential Fanout Buffers 200 ps Part-to-Part Skew 50 ps Output-to-Output Skew 28-lead PLCC Packaging Q Output will Default LOW with Inputs Open or at VEE PECL Mode Operating Range: VCC = 4.2 V to 5.7 V with VEE = 0 V NECL Mode Operating Range: VCC = 0 V with VEE = ï4.2 V to ï5.7 V Internal Input 50 kW Pulldown Resistors ESD Protection: ♦ > 2 kV Human Body Model ♦ > 200 V Machine Model Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test Moisture Sensitivity: Level 3 (Pb-Free) (For Additional Information, see Application Note AND8003/D) Flammability Rating: UL 94 Vï0 @ 0.125 in, Oxygen Index: 28 to 34 Transistor Count = 212 Devices These Devices are Pb-Free, Halogen Free and are RoHS Compliant © Semiconductor Components Industries, LLC, 2016 July, 2016 ï Rev. 7 1 A WL YY WW G = Assembly Location = Wafer Lot = Year = Work Week = Pb-Free Package *For additional marking information, refer to Application Note AND8002/D. ORDERING INFORMATION Package Shipping† MC100E310FNG Device PLCCï28 (Pb-Free) 37 Units / Tube MC100E310FNR2G PLCCï28 (Pb-Free) 500 Tape & Reel †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. Publication Order Number: MC100E310/D MC100E310 Q0 Q0 25 24 Q1 VCCO Q1 23 22 21 Q2 Q2 20 19 Q0 Q0 Q1 VEE 26 18 Q3 Q1 CLK_SEL 27 17 Q3 Q2 CLKa 28 16 Q4 VCC Pinout: 28-Lead PLCC (Top View) 1 15 VCCO CLKa 2 14 Q4 VBB 3 13 Q5 CLKb 4 12 Q5 5 6 7 8 9 10 11 Q7 Q6 Q6 Q2 CLKa Q3 CLKa Q3 CLKb Q4 CLKb Q4 Q5 CLK_SEL Q5 Q6 Q6 CLKb NC Q7 VCCO Q7 * All VCC and VCCO pins are tied together on the die. Q7 Warning: All VCC, VCCO, and VEE pins must be externally connected to Power Supply to guarantee proper operation. VBB Figure 1. Logic Diagram and Pinout Assignment Figure 2. Logic Symbol Table 1. PIN DESCRIPTION PIN CLKa, CLKb; CLKa, CLKb Q0:7; Q0:7 CLK_SEL VBB VCC, VCCO VEE NC Table 2. FUNCTION TABLE Function PIN ECL Differential Input Pairs ECL Differential Input Pairs ECL Differential Outputs ECL Input Clock Select Reference Voltage Output Positive Supply Negative Supply No Connect 0 1 www.onsemi.com 2 Function CLKa Selected CLKb Selected MC100E310 Table 3. MAXIMUM RATINGS Symbol Parameter Condition 1 Condition 2 Rating Unit 8 V 6 ï6 V V 50 100 mA mA ±0.5 mA ï40 to +85 °C VCC PECL Mode Power Supply VEE = 0 V VI PECL Mode Input Voltage NECL Mode Input Voltage VEE = 0 V VCC = 0 V Iout Output Current Continuous Surge IBB VBB Sink/Source TA Operating Temperature Range Tstg Storage Temperature Range ï65 to +150 °C qJA Thermal Resistance (Junction-to-Ambient) 0 lfpm 500 lfpm PLCCï28 PLCCï28 63.5 43.5 °C/W °C/W qJC Thermal Resistance (Junction-to-Case) Standard Board PLCCï28 22 to 26 °C/W Tsol Wave Solder (Pb-Free) 265 °C VI ≤ VCC VI ≥ VEE Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. www.onsemi.com 3 MC100E310 Table 4. 100E SERIES PECL DC CHARACTERISTICS (VCCx = 5.0 V; VEE = 0 V (Note 1)) ï40°C Symbol Characteristic Min 25°C Typ Max 55 60 Min 85°C Typ Max 55 60 Min Typ Max Unit 65 70 mA IEE Power Supply Current VOH Output HIGH Voltage (Note 2) 3915 3995 4120 3975 4050 4120 3975 4050 4120 mV VOL Output LOW Voltage (Note 2) 3170 3305 3445 3190 3255 3380 3190 3260 3380 mV VIH Input HIGH Voltage (Single-Ended) 3835 3975 4120 3835 3975 4120 3835 3975 4120 mV VIL Input LOW Voltage (Single-Ended) 3190 3355 3525 3190 3355 3525 3190 3355 3525 mV VBB Output Voltage Reference 3.62 3.74 3.62 3.74 3.62 3.74 V Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) 2.7 4.6 2.7 4.6 2.7 4.6 V 150 mA VIHCMR IIH Input HIGH Current IIL Input LOW Current 150 0.5 0.3 150 0.5 0.25 0.5 0.2 mA NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. 1. Input and output parameters vary 1:1 with VCC. VEE can vary ï0.46 V / +0.8 V. 2. Outputs are terminated through a 50 W resistor to VCC ï 2.0 V. 3. VIHCMR min varies 1:1 with VEE, max varies 1:1 with VCC. Table 5. 100E SERIES NECL DC CHARACTERISTICS (VCCx = 0 V; VEE = ï5.0 V (Note 1)) ï40°C Symbol Characteristic Min 25°C Typ Max 55 60 Min 85°C Typ Max 55 60 Min Typ Max Unit 65 70 mA IEE Power Supply Current VOH Output HIGH Voltage (Note 2) ï1085 ï1005 ï880 ï1025 ï950 ï880 ï1025 ï950 ï880 mV VOL Output LOW Voltage (Note 2) ï1830 ï1695 ï1555 ï1810 ï1745 ï1620 ï1810 ï1740 ï1620 mV VIH Input HIGH Voltage (Single-Ended) ï1165 ï1025 ï880 ï1165 ï1025 ï880 ï1165 ï1025 ï880 mV VIL Input LOW Voltage (Single-Ended) ï1810 ï1645 ï1475 ï1810 ï1645 ï1475 ï1810 ï1645 ï1475 mV VBB Output Voltage Reference ï1.38 ï1.26 ï1.38 ï1.26 ï1.38 ï1.26 V Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) ï2.3 ï0.4 ï2.3 ï0.4 ï2.3 ï0.4 V 150 mA VIHCMR IIH Input HIGH Current IIL Input LOW Current 150 0.5 0.3 150 0.5 0.25 0.5 0.2 mA NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. 1. Input and output parameters vary 1:1 with VCC. VEE can vary ï0.46 V / +0.8 V. 2. Outputs are terminated through a 50 W resistor to VCC ï 2.0 V. 3. VIHCMR min varies 1:1 with VEE, max varies 1:1 with VCC. www.onsemi.com 4 MC100E310 Table 6. AC CHARACTERISTICS (VCCx = 5.0 V; VEE= 0 V or VCCx = 0 V; VEE = ï5.0 V (Note 1)) ï40°C Symbol Characteristic Min Typ 900 fMAX Maximum Toggle Frequency 700 tPLH tPHL Propagation Delay to Output IN (differential) (Note 2) IN (single-ended) (Note 3) 525 500 tskew Within-Device Skew (Note 4) Part-to-Part Skew (Diff) 25°C Max 725 750 Min Typ 700 900 550 550 750 800 75 250 tJITTER Random Clock Jitter (RMS) VPP Input Voltage Swing (Differential Configuration) 500 tr/tf Output Rise/Fall Time (20%ï80%) 200 85°C Max Min Typ 700 900 575 600 50 200