NCP5623

NCP5623 Triple Output I2C Controlled RGB LED Driver The NCP5623 mixed analog circuit is a triple output LED driver dedicated to the RGB illumination or backlight LCD display. Features http://onsemi.com MARKING DIAGRAM 14 14 1 5623 A L Y W G +5 V TSSOP−14 CASE 948G 1 = Specific Device Code = Assembly Location = Wafer Lot = Year = Work Week = Pb−Free Package 5623 ALYWG G • • • • • • • • • • • 2.7 to 5.5 V Input Voltage Range RGB Function Fully Supported Programmable Integrated Gradual Dimming 90 mA Total LED Current Capability Provides Three Independent LED Drives Support I2C Protocol This is a Pb−Free Device Multicolor Illuminations Portable Back Light Digital Cellular Phone Camera Photo Flash LCD and Key Board Simultaneous Drive +Vbat +Vcc 1 mF/6.3 V GND MCU SDA SCL I2C Port GND GND 62 k C1 13 12 9 11 R1 10 6 2 U1 NCP5623 Vbat Vdet SDA SCL IREF GND LED3 GND IC NC NC IC 1 7 8 14 LED2 LED1 5 4 3 6 2 5 C2 GND 1 mF/6.3 V D1 R G B 1 3 4 Typical Applications (Note: Microdot may be in either location) ORDERING INFORMATION Device NCP5623DTBR2G Package TSSOP−14 (Pb−Free) Shipping† 2500 / Tape & Reel †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D. LRTB−G6T Figure 1. Typical Multiple Color LED Driver © Semiconductor Components Industries, LLC, 2008 October, 2008 − Rev. 6 1 Publication Order Number: NCP5623/D NCP5623 TSSOP−14 IC 1 GND 2 LED3 3 LED2 4 LED1 5 GND 6 NC 7 (Top View) 14 IC 13 Vbat 12 Vdet 11 SCL 10 IREF 9 SDA 8 NC Figure 2. Pin Assignments 1 12 1 mF/6.3 V C1 6 GND SDA SCL 9 11 Vbat PWM LED#1 PWM LED#2 PWM LED#3 DIGITAL CONTROL Vbat 13 IC 7 NC 8 NC 14 IC +5 V C2 1.0 mF/6.3 V NCP5623 GND GND Vbat LED3 3 GND LED2 4 GND LED1 5 GND CURRENT GND MIRRORS 2 D3 D2 D1 R1 62 k GND 10 ANALOG FUNCTIONS GND Figure 3. Simplified Block Diagram http://onsemi.com 2 NCP5623 PIN ASSIGNMENT Pin 1 2 3 Name IC GND LED3 POWER OUTPUT, POWER OUTPUT, POWER OUTPUT, POWER ANALOG GROUND Type Description This pin is internally connected. It must be left open. This pin is the GROUND signal for the analog and digital blocks and output current control. The pin must be connected to the system ground, a ground plane being strongly recommended. This pin sinks to ground and monitors the current flowing into the BLUE LED, intended to be used in illumination application (Note 1). The Anode of the associated LED shall be connected to the Vbat supply. This pin sinks to ground and monitors the current flowing into the GREEN LED, intended to be used in illumination application (Note 1). The Anode of the associated LED shall be connected to the Vbat supply. This pin sinks to ground and monitors the current flowing into the RED LED, intended to be used in illumination application (Note 1). The anode of the associated LED shall be connected to the Vbat supply. This pin copies the Analog Ground and shall be connected to the system ground plane. This pin must be left floating with no connection. INPUT, DIGITAL ANALOG This pin carries the data provided by the I2C protocol. The content of the SDA byte is used to program the mode of operation and to set up the output current. This pin provides the reference current, based on the internal band−gap voltage reference, to control the output current flowing in the LED. A 1% tolerance, or better, resistor shall be used to get the highest accuracy of the LED current. An external current mirror can be used to bias this pin to dynamically set up the LED maximum current. In no case shall the voltage at IREF pin be forced either higher or lower than the 600 mV provided by the internal reference. This pin carries the I2C clock to control the I2C communication. The SCL clock is associated with the SDA signal. This pin provides a DC bias to the internal circuit and must be connected to the same voltage that the one applied to the Vbat pin 13. This pin is the input Battery voltage to supply the analog and digital blocks. The pin must be decoupled to ground by a 1 mF or higher ceramic capacitor (Note 2). This pin is internally connected. It must be left open. 4 LED2 5 LED1 6 7, 8 9 10 GND NC SDA IREF 11 12 13 14 SCL Vdet Vbat IC INPUT, DIGITAL INPUT POWER 1. The maximum current is 37 mA for each LED 2. Using low ESR ceramic capacitor, X5R type, is recommended. http://onsemi.com 3 NCP5623 MAXIMUM RATINGS Symbol Vbat SDA, SCL ESD PD RqJC RqJA TA TJ TJmax Tstg ILATCHUP Power Supply (see Figure 4) Digital Input Voltage Human Body Model: R = 1500 W, C = 100 pF (Note 3) Machine Model Power Dissipation @ TA = +85°C (Note 4) Thermal Resistance Junction to Case Thermal Resistance Junction to Air Operating Ambient Temperature Range Operating Junction Temperature Range Maximum Junction Temperature Storage Temperature Range Latch−up current maximum rating per JEDEC standard: JESD78. Rating Value −0.3 < Vbat < 7.0 −0.3 < V < Vbat 2 200 235 46 170 −40 to +85 −40 to +125 +150 −65 to +150 ±100 Unit V V kV V mW °C/W °C/W °C °C °C °C mA Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J−STD−020A. 3. This device series contains ESD protection and exceeds the following tests: Human Body Model (HBM) ±2.0 kV per JEDEC standard: JESD22−A114 Machine Model (MM) ±200 V per JEDEC standard: JESD22−A115 4. The maximum package power dissipation limit must not be exceeded. POWER SUPPLY SECTION: (Typical values are referenced to TA = +25°C, Min & Max values are referenced −40°C to +85°C ambient temperature, unless otherwise noted), operating conditions 2.85 V < Vbat < 5.5 V, unless otherwise noted. Pin 13 13 13 3,4,5 Symbol Vbat Istdb Iop ITOL Power Supply Stand By Current 3.0 V ≤ Vbat ≤ 4.2 V, ILED = 0 mA Operating Current, @ILED = 0 mA, 3.0 V ≤ Vbat ≤ 4.2 V RGB Output Current Tolerance @Vbat = 3.6 V, ILED = 10 mA −25°C < TA < 85°C RGB Output Current LED Matching @Vbat = 3.6 V, ILED = 5.0 mA Internal Clock Operating Frequency −40°C < TA < 85°C 0.8 Rating Min 2.7 0.8 350 ±3 Typ Max 5.5 1.0 Unit V mA mA % 3,4,5 IMATCH Fpwr ±0.5 1 1.2 % MHz http://onsemi.com 4 NCP5623 ANALOG SECTION: (Typical values are referenced to TA = +25°C, Min & Max values are referenced −40°C to +85°C ambient temperature, unless otherwise noted), operating conditions 2.85 V < Vbat < 5.5 V, unless otherwise noted. Pin 10 10 Symbol IREF VREF ILEDR 10 3,4,5 Rbias FPWM Rating Reference current @VREF = 600 mV (Note 5, Note 8) Reference Voltage (Note 5) Reference Current (IREF) current ratio External Reference current Bias resistor (Note 6) Internal PWM Frequency (Note 7) 30 Min 3 −3% Typ 12.5 600 2400 48 2.1 200 kW kHz Max 20 +3% Unit mA mV 5. The external circuit must not force the IREF pin voltage either higher or lower than the 600 mV specified. The system is optimized with a 12.5 mA reference current. 6. The overall output current tolerance depends upon the accuracy of the external resistor. Using 1% or better resistor is recommended. 7. This parameter, derived from the 1 MHz clock, is guaranteed by design, not tested in production. DIGITAL PARAMETERS SECTION: (Typical values are referenced to TA = +25°C, Min & Max values are referenced −40°C to +85°C ambient temperature, unless otherwise noted), operating conditions 2.85 V < Vbat < 5.5 V, unless otherwise noted. Pin 11 9,11 9,11 Symbol FSCL VIH VIL Rating Input I2C clock frequency Positive going Input High Voltage Threshold, SDA, SCL signals (Note 8) Negative going Input Low Voltage Threshold, SDA, SCL signals (Note 8) 1.6 0 Min Typ Max 400 Vbat 0.4 Unit kHz V V NOTE: Digital inputs undershoot ≤ 0.30 V to ground, Digital inputs overshoot < 0.30 V to Vbat 8. Test guaranteed by design and fully characterized, not implemented in production. The chip might be damaged or destroyed when Vbat is above 7.0 V Absolute Maximum Rating Maximum Voltage Operation Chip functionnal, but no parameter guaranteed when Vbat is between 5.5 V & 7.0 V 7.0 V 5.5 V 4.2 V NORMAL Li−IonOPERATION 3.0 V 2.7 V 2.0 V Power On Reset No operation during POR Reserved for internal Reset Note: the internal POR sequence is 850 ms maximum long Figure 4. Understanding Integrated Circuit Voltage Limitations http://onsemi.com 5 NCP5623 LED MAXIMUM CURRENT CALCULATION The load current is derived from the 600 mV reference voltage provided by the internal Band Gap associated to the external resistor connected across IREF pin and Ground. Note : due to the internal structure of this pin, no voltage, either downward or upward, shall be forced at the IREF pin. The reference current is multiplied by the constant k = 2400 to yield the output load current. Since the reference voltage is based on a temperature compensated Band Gap, a tight tolerance resistor will provide a very accurate load current. The resistor is calculated from the Ohm’s law (Rbias = VREF/IREF) and a more practical equation can be arranged to define the resistor value for a given maximum output current ILEDmax: Rbias = (VREF*k)/ILEDmax [1] Rbias = (0.6*2400)/ILEDmax Rbias = 1440/ILEDmax [2] Since the IREF to ILEDmax ratio is very high, it is strongly recommended to set up the reference current at 12.5 mA to optimize the tolerance of the output current. Although it is possible to use higher or lower value, as defined in the analog section, a 48 kW / 1% resistor will provide the best compromise, the dimming being performed by the appropriate PWM registers. On the other hand, care must be observed to avoid leakage current flowing into either the IREF pin of the bias resistor network. Finally, for any desired ILED current, the curve provided Figure 5 can be recalculated according to the equation: ILED + I REF @ k 31 * n @ 2400 (eq. 2) B4 (eq. 1) with: n = step value @ 1 ≤ n ≤ 31 with: Rbias = reference resistance with: k = internal multiplier constant = 2400 Note: n=0 − ILED is set to zero n = 31 − ILED is set to the same current as n = 30 LOAD CONNECTION The primary function of the NCP5623 is to control three LED arranged in the RGB color structure (reference OSRAM LATB G66x). The brightness of each LED is independently controlled by a set of dedicated PWM structure embedded into the silicon chip. The maximum current, identical for each LED, is programmable by means of the I2C data byte. With 32 steps per PWM, the chip provides 32768 colors hue in a standard display. Moreover, a built−in gradual dimming provides a smooth brightness transition for any current level, in both Upward and Downward direction. The dimming function is controlled by the I2C interface: see Table 2. The NCP5623 chip is capable to drive the three LED simultaneously, as depicted in Figure 1, but the load can be arranged to accommodate several LED if necessary in the application. Finally, the three current mirrors can be connected in parallel to drive a single powerful LED, thus yielding 90 mA current capability in a single LED. I2C PROTOCOL V REF The NCP5623 is programmed by means of the standard I2C protocol controlled by an external MCU. The communication takes place with two serial bytes sharing the same I2C frame: − Byte#1 ³ physical I2C address − Byte#2 ³ Selected internal registers & function ILED + B7 B6 R bias 31 * n B5 B3 B2 B1 B0 Byte#1 : I2C Physical Address, based 7 bits : % 011 1000 ³ $38 * 0 1 1 1 0 0 0 R/W Byte#2 : DATA register RLED2 RLED1 RLED0 BLED4 BLED3 BLED2 BLED1 BLED0 *Note: according to the I2C specifications, the physical address is based on 7 bits out of the SDA byte, the 8th bit representing the R/W command. Since the NCP5623 is a receiver only, the R/W command is 0 and the hexadecimal byte send by the MCU is %0111 0000 = $70 http://onsemi.com 6 NCP5623 B[7:5] : Internal Register Selection: B7 0 0 0 0 1 1 1 1 B6 0 0 1 1 0 0 1 1 B5 0 1 0 1 0 1 0 1 Function Chip Shut Down ³ all LED current = zero Set up the maximum Output LED Current PWM1 : Red LED control PWM2 : Green LED control PWM3 : Blue LED control Set the Upward Iend target Set the Downward Iend target Gradual Dimming Step Time and Run The contain of bits B[4:0] depends upon the type of function selected by bits B[7:5] as depicted in Table 1 Table 1. Internal Register Bits Assigment B7 0 0 0 0 1 1 1 1 B6 0 0 1 1 0 0 1 1 B5 0 1 0 1 0 1 0 1 B4 X 16 BPWM16 BPWM16 BPWM16 GDIM5 16 GDIM5 16 GDIM5 128 ms B3 X 8 BPWM8 BPWM8 BPWM8 GDIM4 8 GDIM4 8 GDIM4 64 ms B2 X 4 BPWM4 BPWM4 BPWM4 GDIM3 4 GDIM3 4 GDIM3 32 ms B1 X 2 BPWM2 BPWM2 BPWM2 GDIM2 2 GDIM2 2 GDIM2 16 ms B0 X 1 BPWM1 BPWM1 BPWM1 GDIM1 1 GDIM1 1 GDIM1 8 ms Shut down LED Current Step, see Figure 5 (Note 9) Red PWM Green PWM Blue PWM Set Gradual Dimming Upward Iend Target (Note 10) Set Gradual Dimming Downward Iend Target (Note 10) Gradual Dimming Time & run Comments 9. The programmed current applies to the three LED simultaneously, the gradual dimming is not engaged 10. The bit values represent the steps count, not the ILED current: see equations 1 & 2, page 6, to derive the ILED value. GRADUAL DIMMING The purpose of that function is to gradually Increase or Decrease the brightness of the backlight LED upon command from the external MCU. The function is activated and controlled by means of the I2C protocol. In order to avoid arithmetic division functions at silicon level, the period (either upward or downward) is equal to the time defined for each step, multiplied by the number of steps. To operate such a function, the MCU will provide two information: 1 – The target current level (either upward or downward) 2 – The time per step and run When a new gradual dimming sequence is requested, the output current increases, according to an exponential curve, from the existing start value to the end value. The end current value is defined by the contain of the Upward or Downward registers, the width of each step is defined by the Time and run register, the number of step being in the 1 to 31 range. In the event of software error, the system checks that neither the maximum output current (30 mA), nor the zero level are forced out of their respective bounds. Similarly, software errors shall not force the NCP5623 into an uncontrolled mode of operation. The dimming is built with 30 steps and the time delay encoded into the second byte of the I2C transaction: see Table 1. When the gradual dimming is deactivated (B7 = B6 = 0, B5 = 1), the output current is straightforwardly set up to the level defined by the contain of the related register upon acknowledge of the output current byte. The gradual dimming sequence must be set up before a new output current data byte is send to the NCP5623 . At this point, the brightness sequence takes place when the new data byte is acknowledged by the internal I2C decoder. Since the six registers are loaded on independent byte flow associated to the I2C address, any parameter of the NCP5623 chip can be updated ahead of the next function as depicted in Table 2. http://onsemi.com 7 NCP5623 Table 2. Basic Programming Sequences I2C Address $70 $70 $70 $70 $70 $70 $70 $70 COMMAND Bits[7:0] 000X XXXX 0010 0000 0011 1111 0100 0000 0101 1111 0110 0000 0111 1111 1000 0000 1001 1111 1010 0000 1011 1111 1100 0000 1101 1111 1110 0001 1111 1111 Operation System Shut Down Set Up the ILED current Set Up the RED PWM Set Up the GREEN PWM Set Up the BLUE PWM Set Up the IEND Upward Set Up the IEND Downward Set Up the Gradual Dimming time and run the sequence Note Bits[4:0] are irrelevant ILED register Bits[4:0] contain the ILED value as defined by the IREF value REDPWM Bits[4:0] contain the PWM value GREENPWM Bits[4:0] contain the PWM value BLUEPWM Bits[4:0] contain the PWM value UPWARD Bits[4:0] contain the IEND value DWNWRD Bits[4:0] contain the IEND value GRAD Bits[4:0] contain the TIME value The number of step for a given sequence, depends upon the start and end output current range: since the ILED value is encoded in the Bits[4:0] binary scale, a maximum of 31 steps is achievable during a gradual dimming operation. The number of steps will be automatically recalculated by the chip according to the equation: Nstep = | existing step position − new step position | As an example, assuming the previously programmed step was 5 and the new one is 15, then we will have 10 steps to run between the actual location to the end value. If the timing was set at 16 ms, the total gradual dimming sequence will be 160 ms. Table 3. Output Current Programmed Value (ILED = F(Step)) Step 0 / $00 1 / $01 2 / $02 3 / $03 4 / $04 5 / $05 6 / $06 7 / $07 8 / $08 NOTE: ILED (mA) 0 0.92 0.95 0.98 1.02 1.06 1.10 1.15 1.20 Step 9 / $09 10 / $0A 11 / $0B 12 / $0C 13 / $0D 14 / $0E 15 / $0F 16 / $10 17 / $11 ILED (mA) 1.25 1.31 1.38 1.45 1.53 1.62 1.72 1.84 1.97 To select the direction of the gradual dimming (either Upward or Downward), one shall send the appropriate register before to activate the sequence as depicted below: 1010 1111 ³ 1110 0011 ³ select an UPWARD sequence with 24 ms/step, the end ILED current being (IREF*2400)/(31−15) 1100 0001 ³ 1110 0100 ³ select the DOWNWARD sequence with 32 ms/step, the end ILED current being (IREF*2400)/(31−1). Step 18 / $12 19 / $13 20 / $14 21 / $15 22 / $16 23 / $17 24 / $18 25 / $19 26 / $1A ILED (mA) 2.12 2.30 2.50 2.76 3.06 3.45 3.94 4.60 5.52 Step 27 $1B 28 / $1C 29 / $1D 30 / $1E 31 / $1F ILED (mA) 6.90 9.20 13.80 27.60 27.60 The table assumes IREF = 11.5 mA http://onsemi.com 8 NCP5623 30 25 20 ILED (mA) 15 10 5 0 0 5 10 15 Step 20 25 30 35 Figure 5. Output Current Programmed Value ( ILED = F(Step) ) PWM OPERATION The built−in PWM are fully independent and can be programmed to any value during the normal operation of the NCP5623 chip. The PWM operate with five bits, yielding a 32 steps range to cover the full modulation (0 to 100%) of the associated LED: − PWM = $00 ³ the associated LED is fully OFF, whatever be the programmed ILED value − PWM > $00 but < $1F ³ the brightness of the associated LED is set depending upon the PWM modulation value +Vbat +Vcc 1 mF/6.3 V GND MCU SDA SCL I2C Port GND GND 62 k C1 13 12 9 11 R1 10 6 2 − PWM = $1F ³ the associated LED is fully ON, the current being the one defined by the ILED value. Each PWM is programmable, via the I2C port as depicted, at any time under any sequence arrangement as requested by the end system’s designer. The PWM does not change the ILED value, but merely modulate the ON/OFF ratio of the associated LED. Each step of the PWM represent 100/31 = 3.225% of the full range, the clock being 2.1 kHz (typical). C2 U1 NCP5623 Vbat Vdet SDA SCL IREF GND LED3 GND IC NC NC IC 1 7 8 14 LED2 LED1 5 4 3 6 2 5 GND 1 mF/6.3 V D1 R G B 1 3 4 +5 V LRTB−G6T Figure 6. Basic RGB Application http://onsemi.com 9 NCP5623 PACKAGE DIMENSIONS TSSOP−14 CASE 948G−01 ISSUE B M 14X K REF 0.10 (0.004) 0.15 (0.006) T U S TU S V S N 2X L/2 14 8 0.25 (0.010) M L PIN 1 IDENT. 1 7 B −U− N F DETAIL E K K1 J J1 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE −W−. DIM A B C D F G H J J1 K K1 L M MILLIMETERS MIN MAX 4.90 5.10 4.30 4.50 −−− 1.20 0.05 0.15 0.50 0.75 0.65 BSC 0.50 0.60 0.09 0.20 0.09 0.16 0.19 0.30 0.19 0.25 6.40 BSC 0_ 8_ INCHES MIN MAX 0.193 0.200 0.169 0.177 −−− 0.047 0.002 0.006 0.020 0.030 0.026 BSC 0.020 0.024 0.004 0.008 0.004 0.006 0.007 0.012 0.007 0.010 0.252 BSC 0_ 8_ 0.15 (0.006) T U S A −V− SECTION N−N −W− C 0.10 (0.004) −T− SEATING PLANE D G H DETAIL E SOLDERING FOOTPRINT 7.06 1 0.36 14X 14X 1.26 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5773−3850 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative http://onsemi.com 10 ÉÉÉ ÇÇÇ ÉÉÉ ÇÇÇ 0.65 PITCH DIMENSIONS: MILLIMETERS NCP5623/D